메뉴 건너뛰기




Volumn 2, Issue , 1998, Pages 1944-1950

Systematic approach to modelling of layout parasitics in converters - initial formulation

Author keywords

[No Author keywords available]

Indexed keywords

ELECTROMAGNETIC INTERFERENCE (EMI); LAYOUT PARASITICS;

EID: 0031630647     PISSN: 02759306     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PESC.1998.703446     Document Type: Conference Paper
Times cited : (6)

References (14)
  • 1
    • 0030716634 scopus 로고    scopus 로고
    • Busbar design considerations for high power IGBT converters
    • H.J. Beukes, J.H.R. Enslin, R. Spee, "Busbar Design Considerations for High Power IGBT Converters", in PESO Conf. Roc, 1997.
    • (1997) PESO Conf. Roc
    • Beukes, H.J.1    Enslin, J.H.R.2    Spee, R.3
  • 2
    • 0027878789 scopus 로고
    • Design methodology and modeling of low inductance planar bus structures
    • G. L. Skibinski, D.M. Divan, "Design Methodology and modeling of low inductance planar bus structures", in EPE Conf. Rec, 1993, pp. 98-105.
    • (1993) EPE Conf. Rec , pp. 98-105
    • Skibinski, G.L.1    Divan, D.M.2
  • 3
    • 79951638238 scopus 로고
    • Characteristics of electric power transmission on high- frequency inverter having distributed constant line at load side
    • April
    • T. Shimlzu, M. Shioya. "Characteristics of Electric Power Transmission on High- Frequency Inverter Having Distributed Constant Line at Load Side", IEEE Trans. Industrial Electronics, Vol. 38, No. 2, April 1991, pp. 115-120.
    • (1991) IEEE Trans. Industrial Electronics , vol.38 , Issue.2 , pp. 115-120
    • Shimlzu, T.1    Shioya, M.2
  • 4
    • 0024682301 scopus 로고
    • Resonant PWM inverter linked dc-dc power converter utilizing parasitic circuit constants of high- voltage transformer and cables
    • H. Hino, T. Hatakeyama, M. Nakaoka. "Resonant PWM inverter linked dc-dc power converter utilizing parasitic circuit constants of high- voltage transformer and cables", Int. J. Electronics, Vol. 66, No. 6, 1989, pp. 969-983.
    • (1989) Int. J. Electronics , vol.66 , Issue.6 , pp. 969-983
    • Hino, H.1    Hatakeyama, T.2    Nakaoka, M.3
  • 5
    • 84958057313 scopus 로고
    • Adjusting circuit parasitics to optimize converter switching transient behaviour
    • W.A. Cronje, J.D. van Wyk, J.A. Ferreira, "Adjusting Circuit Parasitics to Optimize Converter Switching Transient Behaviour", in IAS Conf. Rec, 1992, pp. 1082-1088.
    • (1992) IAS Conf. Rec , pp. 1082-1088
    • Cronje, W.A.1    Van Wyk, J.D.2    Ferreira, J.A.3
  • 7
    • 0026104661 scopus 로고
    • A parasitics extraction and network reduction algorithm for analog VLSI
    • February
    • T. Pong, M. Brooke. "A Parasitics Extraction and Network Reduction Algorithm for Analog VLSI", IEEE Trans. Computer-Aided Design, Vol. 10, No. 2, February 1991, pp. 145-149.
    • (1991) IEEE Trans. Computer-Aided Design , vol.10 , Issue.2 , pp. 145-149
    • Pong, T.1    Brooke, M.2
  • 13
    • 0003698025 scopus 로고
    • fourth edition, McGraw-Hill, New York
    • J.D. Kraus. Electromagnetics, fourth edition, McGraw-Hill, New York, 1992.
    • (1992) Electromagnetics
    • Kraus, J.D.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.