Merging advanced electronic and optical WDM technologies for 640-Gbit/s ATM switching system

IEEE International Conference on Communications

Volumn 2, Issue , 1999, Pages 806-811

  Oki, Eiji ^a   Yamanakam, Naoaki ^a   Yasukawa, Seisho ^a   Kawano, Ryusuke ^a   Okazaki, Katsuhiko ^a  

^a NTT Network Service Systems Laboratories   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE; INTEGRATED CIRCUIT INTERCONNECTS; INTERNET PROTOCOLS; SWITCHING;

HARDWARE IMPLEMENTATIONS; INTERCONNECTION SYSTEMS; INTERCONNECTION TECHNOLOGY; MULTI-CHIP MODULE TECHNOLOGIES; OPTICAL WAVELENGTH; SELF REARRANGEMENT; SWITCHING MODULES; WDM TECHNOLOGY;

SWITCHING SYSTEMS;

EID: 0007849017     PISSN: 15503607     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICC.1999.765385     Document Type: Conference Paper

References (18)

1. E. P. Rathgeb, "Architecture of a Multigigabit ATM Core Switch for the B-ISDN, " IEICE Trans. Commun., vol. E81-B, no. 2, pp. 251-257, 1998.
2. Y. Kamigaki, T. Nara, S. Machida, A. Hakata and K. Yamaguchi, "160 Gb/s ATM Switching System for Public Network, " Proc. IEEE GLOBECOM 96, pp. 1380-1387, 1996.
3. K. Genda, Y. Doi, K. Endo, T. Kawamura, and S. Suzuki, "A 160 Gb/s ATM Switching System Using an Internal Speed-up Crossbar Switch, " Proc. IEEE
4. B. Bostica, L. Licciardi, "Merging Electronics and Photonics towards the Terabit/s ATM Switching, " Proc. IEEE GLOBECOM '96, pp. 943-947, 1996.
5. M. Collivignarelli, A. Daniele, G. Gallasssi, F. Rosssi, G. Valsecchi, and L. Verri, "System and Performance Design of the ATM Node UT-XC, " Proc. ICC '94
6. N. Yamanaka, S. Yasukawa, E. Oki, T. Kawamura, T. Kurimoto, and T. Matsumura, "OPTIMA: Tb/s ATM Switching System Architecture Based on Highly Statistical Optical WDM Interconnection, " ISS'97, 1997. GLOBECOM '94, pp. 123-133, 1994. pp. 613-618, 1994.
7. N. Yamanaka, S. Yasukawa, E. Oki and T. Kurimoto, "OPTIMA: Tb/s ATM Switching System Architecture, " IEEE ATM'97 Workshop, pp. 691-696, 1996.
8. Y. Ohtomo, S. Yasuda, M. Nogawa, J. Inoue, K. Yamakoshi, H. Sawada, M. Ino, S. Hino, Y. Sato, Y. Takei, T. Watanabe, and K. Tekeya, "A 40Gb/s 8 x 8 ATM Switch LSI using 0.25 pm CMOS/SIMOX, " Proc. ISSCC97, FA 9.3, pp. 154-155, 1997.
9. J. Turner and N. Yamanaka, "Architectural Choice in Large Scal ATM Switches, " IEICE Trans. Commun., vol. E81-B, no. 2, pp. 120-137.
10. E. Oki and N. Yamanaka, "A High-speed ATM Switch Based on Scalable Distributed Arbitration, " IEICE Trans. Commun. vol. E80-B, no. 9, pp. 1372-1376, 1997.
11. E. Oki and N. Yamanaka, "High-speed Tandemcrosspoint ATM Switch Architecture with Input and Output Buffers, " IEICE Trans. Commun., vol. E81-B, no. 2, pp. 215-223, 1998.
12. E. Oki, N. Yamanaka, and Y. Ohtomo, "A 10Gb/s (1.25Gb/s x 8) 4 x 2 CMOS/SIMOX ATM Switch", IEEE ISSCC'99, TA 9.6, Feb. 1999.
13. T. Sakai, S. Konaka, Y. Kobayashi, M. Suzuki, and Y. Kawai, "Gigabit logic bipolar technology: Advanced super self-aligned process technology, " Electron. Lett., vol. 19, pp. 283-234, 1983.
14. S. Sasaki, T. Kishimoto, K. Genda, K. Endo, and K. Kaizu, "Multichip Module Technologies for Highspeed ATM Switching Systems, " '94 MCM Conf., pp. 130-135, 1994.
15. S. Yasukawa, N. Yamanaka, R. Kawano, H. Takeuchi, and S. Kuwano, "Tb/s WDM Interconnetion System with Pocket-size 10 Gb/s Transmitter/Receiver Module and AWG Router, " ECOC'98, pp. 575-576, 1998.
16. R. Kawano, N. Yamanaka, S. Yasukawa, and K. 0 kazaki, "1 0-Gb/s Palm-size Optical Transmission/Receiver Set with Novel Cooling Structure for WDM Sub-Tb/s ATM Switch System, " International Symposium on Microelectronics, pp. 839-843, 1998.
17. H. Takahashi, K. Oda, and Y. Inoue, "Transmission Characteristics of Arrayed Waveguide N x N Wavelength Multiplexer, " IEEE. J. Lightwave Technology, vol. 13, no. 3, pp. 447-445, 1995.
18. A. Noda, K. Takahashi, T. Isogai, T. Ikeuchi, I. Yoneda, M. Sasagawa, C. Konishi, and S. Fujita, "Fully Integrated lO-Gb/s Optical Transmitter Module and Receiver Module, " Proc. 21st ECOC, pp. 669-672, 1995.