Pulsewidth control loop in high-speed CMOS clock buffers

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 2, 2000, Pages 134-141

  Mu, Fenghao ^a   Svensson, Christer ^b  

^a SwitchCore AB   (Sweden)

^b LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT LAYOUT; TIMING CIRCUITS;

CLOCK DRIVERS; PULSEWIDTH CONTROL LOOP (PWCL) TECHNIQUES;

BUFFER CIRCUITS;

EID: 0033887850     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.823439     Document Type: Article

References (17)

1. F. M. Gardner, "Charge-pump phase-lock loops," IEEE Trans. Commun., vol. COM-28, pp. 1849-1858, Nov. 1980.
2. I. Novof and J. Austin et al., "Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and ± 50 ps jitter," IEEE J. Solid-State Circuits, vol. 30, pp. 1259-1266, Nov. 1995.
3. D. Mijuskovic and M. Bayer et al., "Cell-based fully integrated CMOS frequency synthesizers," IEEE J. Solid-State Circuits, vol. 29, pp. 271-278, Mar. 1994.
4. E. Roza, "Analysis of phase-locked timing extraction circuits for pulse code transmission," IEEE Trans. Commun., vol. 22, pp. 1236-1249, Sept. 1989.
5. T. H. L. Lee and K. Donnelly et al., "2.5 V CMOS delay-locked loop for an 18 Mbit, 500 megabyte/s DRAM," IEEE J. Solid-State Circuits, vol. 29, pp. 1491-1496, Dec. 1994.
6. K. Boeun, K Cheolwoo, and A. Delarbre et al., "1.2-μm nonepi CMOS smart power IC with four H-bridge motor drivers for portable applications," in Proc. IEEE 1996 Int. Symp. Circuits and Systems, vol. 1, 1996, pp. 633-636.
7. M. Nagata, J. Funakoshi, and A. Iwata, "A PWM signal processing core circuit based on a switched current integration technique," IEEE. J. Solid-State Circuits, vol. 33, pp. 53-60, Jan. 1998.
8. T. Gupta, R. R. Boudreaux, R. M. Nelms, and J. Y. Hung, "Implementation of a fuzzy controller for DC-DC converters using an inexpensive 8-b microcontroller," IEEE Trans. Ind. Electron., vol. 44, pp. 661-669, Oct. 1997.
9. D. L. Chen and M. O. Baker, "A 1.25 Gb/s, 460 mw CMOS transceiver for serial data communication," in ISSCC 1997 Dig. Tech. Papers, vol. 40, San Francisco, CA, pp. 242-243.
10. Z. Y. Chang and A. Delarbre et al., "A CMOS clock-frame regeneration chip with ECL-compatible input/output," in Proc. Eur. Conf. Design Automation, Paris, France, 1993, pp. 239-243.
11. D. A. Jone and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
12. J. Maneatis and M. Horowitz, "Precise delay generation using coupled oscillators," IEEE J. Solid-State Circuits, vol. 28, pp. 1273-1282. Dec. 1993.
13. J. W. M. Bergmans, "Effect of loop delay on stability of discrete-time PLL," IEEE Trans. Circuits Syst. I, vol. 42, pp. 229-231, Apr. 1995.
14. C. E. Choi, B. C. Lee, H. Y. Jung, and K. C. Park, "Analysis of overload of a charge-pump PLL," IEICE Trans. Commun., vol. E80-B. no. 12, pp. 1770-1779, Dec. 1997.
15. M. Gunther, G. Denk, and U. Feldmann, "Modeling and simulating charge sensitive MOS circuits," Math. Model. Syst., vol. 2, no. 1, pp. 69-81, 1996.
16. M. Annaratone, Digital CMOS Circuit Design. Norwell, MA: Kluwer, 1986.
17. B. C. Kuo, Automatic Control Systems, 7th ed. Englewood Cliffs, NJ: Prentice-Hall, 1995.