Impact of CC-NUMA memory management policies on the application performance of multistage switching networks

IEEE Transactions on Parallel and Distributed Systems

Volumn 11, Issue 3, 2000, Pages 230-246

  Bhuyan, Laxmi N ^a,b   Iyer, Ravi ^a,c   Wang, Hu Jun ^b   Kumar, Akhilesh ^c  

^a IEEE

^b TEXAS A AND M UNIVERSITY   (United States)

^c INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER SIMULATION; DISTRIBUTED COMPUTER SYSTEMS;

CACHE-COHERENT NONUNIFORM MEMORY ACCESS (CC-NUMA) MULTIPROCESSORS; EXECUTION DRIVEN SIMULATION; SHARED-MEMORY MULTIPROCESSORS; WORMHOLE ROUTING;

INTERCONNECTION NETWORKS;

EID: 0033734008     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.841740     Document Type: Article

References (18)

1. L.N. Bhuyan, Q. Yang, and D.P. Agrawal, "Performance of Multiprocessor Interconnection Networks," Computer, vol. 22, no. 2, pp. 25-37, Feb. 1989.
2. L.N. Bhuyan, R.R. Iyer, T. Askar, A.K. Nanda, and M. Kumar, "Performance of Multistage Bus Networks for a Distributed Shared Memory Multiprocessor," IEEE Trans. Parallel and Distributed Systems, vol. 8, no. 1, pp. 82-95, Jan. 1997.
3. E.A. Brewer, C.N. Dellarocas, A. Colbrook, and W.E. Weihl, "Proteus: A High-Performance Parallel-Architecture Simulator," Technical Report MIT/LCS/TR-516, Massachusetts Institute of Technology, Cambridge, Mass., Sept. 1991.
4. J. Carbonaro and F. Verhoorn, "Cavallino: The Teraflops Router and NIC," Proc. Symp. High Performance Interconnects (Hot Interconnects 4), Aug. 1996.
5. L.M. Censier and P. Feautrier, "A New Solution to Coherence Problems in Multicache Systems," IEEE Trans. Computers, vol. 27, no. 12, pp. 1,112-1,118, Dec. 1978.
6. D. Chaiken et al., "Directory-Based Cache Coherence in Large Scale Multiprocessors," Computer, vol. 23, no. 6, pp. 49-58, June 1990.
7. M. Galles, "Scalable Pipelined Interconnect for Distributed Endpoint Routing: The SGI SPIDER Chip," Proc. Symp. High Performance Interconnects (Hot Interconnects 4), Aug. 1996.
8. A. Kumar and L.N. Bhuyan, "Evaluating Virtual Channels for Cache Coherent Shared Memory Multiprocessors," ACM Int'l Conf. Supercomputing, May 1996.
9. R.P. Larowe and C.S. Ellis, "Experimental Comparisons of Memory Management Policies for NUMA Multiprocessors," ACM Trans. Computer Systems, vol. 9, no. 4, pp. 319-363, Nov. 1991.
10. D. Lenoski et al., "{The DASH Prototype: Logic Overhead and Performance," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 1, pp. 41-61, Jan 1993.
11. D.J. Lilja, "Cache Coherence in Large Scale Shared Memory Multiprocessors," ACM Computing Surveys, vol. 25, no. 3, pp. 303-338, Sept. 1993.
12. J.M. Mellor-Crummey, M.L. Scott, "Synchronization without Contention," Proc. Fourth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 269-278, Apr. 1991.
13. J. Ramanathan and L.M. Ni, "Critical Factors in NUMA Memory Management," Proc. 11th Conf. Distributed Computing Systems, pp. 500-507, May 1991.
14. C. Scheurich and M. Dubois, "Dynamic Page Migration in Multiprocessors with Distributed Global Memory," IEEE Trans. Computers, vol. 38, no. 8, Aug. 1989.
15. J.P. Singh, W.-D. Weber, and A. Gupta, "SPLASH: Stanford Parallel Applications for Shared-Memory," ACM SIGARCH Computer Architecture News, vol. 20, no. 1, pp. 5-44, Mar. 1992.
16. J. Torrellas and Z. Zheng, "The Performance of the Cedar Multistage Switching Network," IEEE Trans. Parallel and Distributed Systems, vol. 8, no. 4, pp. 321-336, Apr. 1997.
17. A. Vaidya, A. Sivasubramaniam, and C. Das, "Performance Benefits of Virtual Channels and Adaptive Routing: An Application-Driven Study," Proc. 11th Int'l Conf. Supercomputing, July 1997.
18. B. Vergese et al., "Operating System Support for Improving Data Locality on CC-NUMA Computer Servers," Proc. ASPLOS-VII, pp. 279-289, Oct. 1996.