메뉴 건너뛰기




Volumn , Issue , 2000, Pages 631-636

Modeling and simulation of real defects using fuzzy logic

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; ELECTRIC RESISTANCE; LOGIC GATES; VLSI CIRCUITS;

EID: 0033720598     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2000.855389     Document Type: Article
Times cited : (4)

References (24)
  • 1
    • 0000738845 scopus 로고
    • Defect Classes - An Overdue Paradigm for CMOS IC Testing
    • F. Hawkins J. Soden A. Righter F. Ferguson Defect Classes-An Overdue Paradigm for CMOS IC Testing Proc. Int. Test Conf. 413 425 Proc. Int. Test Conf. 1994-Oct.
    • (1994) , pp. 413-425
    • Hawkins, F.1    Soden, J.2    Righter, A.3    Ferguson, F.4
  • 2
    • 0029531720 scopus 로고
    • Finding Defects With Fault Models
    • R. Aitken Finding Defects With Fault Models Proc. Int. Test Conf. 498 505 Proc. Int. Test Conf. 1995-Oct.
    • (1995) , pp. 498-505
    • Aitken, R.1
  • 3
    • 0027794558 scopus 로고
    • CMOS Bridges and Resistive Transistor Faults IdDQ versus Delay Effects
    • H. Vierhaus W. Meyer U. Glaser CMOS Bridges and Resistive Transistor Faults IdDQ versus Delay Effects Proc. Int. Test Conf. 83 91 Proc. Int. Test Conf. 1993-Oct.
    • (1993) , pp. 83-91
    • Vierhaus, H.1    Meyer, W.2    Glaser, U.3
  • 4
    • 0003400983 scopus 로고
    • Principles of CMOS VLSI Design
    • Addison-Wesley
    • N. Weste K. Eshraghian Principles of CMOS VLSI Design 1993 Addison-Wesley
    • (1993)
    • Weste, N.1    Eshraghian, K.2
  • 5
    • 0003694163 scopus 로고
    • Digital Systems Testing and Testable Design
    • Computer Science Press
    • Abramovici M. Breuer A. Friedman Digital Systems Testing and Testable Design 1990 Computer Science Press
    • (1990)
    • Abramovici1    Breuer, M.2    Friedman, A.3
  • 6
    • 85177109096 scopus 로고
    • TISPICE3 User's and reference manual 1994 Texas Instrument Incorporation
    • (1994)
  • 7
    • 0029213728 scopus 로고
    • Fast Identification of Robust Dependent Path Delay Faults
    • S. Sparmann D. Luzenburger K. Cheng S. Reddy Fast Identification of Robust Dependent Path Delay Faults Proc. of the 32nd Design Automation Conf. 119 125 Proc. of the 32nd Design Automation Conf. 1995-June
    • (1995) , pp. 119-125
    • Sparmann, S.1    Luzenburger, D.2    Cheng, K.3    Reddy, S.4
  • 8
    • 0030644935 scopus 로고    scopus 로고
    • A Scheme for Integrated Controller-Datapath Fault Testing
    • M. Nourani J. Carletta C. Papachristou A Scheme for Integrated Controller-Datapath Fault Testing Proc. of the 34th Design Automation Conf. 546 551 Proc. of the 34th Design Automation Conf. 1997-June
    • (1997) , pp. 546-551
    • Nourani, M.1    Carletta, J.2    Papachristou, C.3
  • 9
    • 0002177958 scopus 로고
    • Fault Model Evolution for Diagnosis: Accuracy vs. Precision
    • M. Acken S. Millman Fault Model Evolution for Diagnosis: Accuracy vs. Precision Proc. of IEEE Custom Integrated Circuits Conf. 13.4.1 13.4.4 Proc. of IEEE Custom Integrated Circuits Conf. 1992
    • (1992) , pp. 13.4.1-13.4.4
    • Acken, M.1    Millman, S.2
  • 10
    • 85088672879 scopus 로고
    • Bridge Fault Simulation Strategies for CMOS Integrated Circuits
    • Chess T. Larrbee Bridge Fault Simulation Strategies for CMOS Integrated Circuits Proc. of Design Automation Conf. 1503 1507 Proc. of Design Automation Conf. 1993
    • (1993) , pp. 1503-1507
    • Chess1    Larrbee, T.2
  • 11
    • 0030245274 scopus 로고    scopus 로고
    • An Efficient CMOS Bridging Fault Simulator: with Spice Accuracy
    • Di J. Jess An Efficient CMOS Bridging Fault Simulator: with Spice Accuracy IEEE Trans. on Computer Aided Design 15 9 1071 1080 Sept. 1996
    • (1996) IEEE Trans. on Computer Aided Design , vol.15 , Issue.9 , pp. 1071-1080
    • Di1    Jess, J.2
  • 12
    • 0026960526 scopus 로고
    • SWITEST: A Switch Level Test Generation System for CMOS Combinational Circuits
    • .1. Lee C. Njinda M. Breuer SWITEST: A Switch Level Test Generation System for CMOS Combinational Circuits Proc. of Design Automation Conf. 26 29 Proc. of Design Automation Conf. 1992-June
    • (1992) , pp. 26-29
    • Lee, .1.1    Njinda, C.2    Breuer, M.3
  • 13
    • 0027865997 scopus 로고
    • Simulation of non-classical Faults on the Gate Level: The Fault Simulator COMSIM
    • Mahlstedt J. Alt Simulation of non-classical Faults on the Gate Level: The Fault Simulator COMSIM Proc. of Int. Test Conf. 883 892 Proc. of Int. Test Conf. 1993
    • (1993) , pp. 883-892
    • Mahlstedt1    Alt, J.2
  • 14
    • 0027833778 scopus 로고
    • Fast and Accurate CMOS Bridging Fault Simulation
    • Rearick J. Patel Fast and Accurate CMOS Bridging Fault Simulation Proc. of Int. Test Conf. 54 62 Proc. of Int. Test Conf. 1993
    • (1993) , pp. 54-62
    • Rearick1    Patel, J.2
  • 15
    • 85177104655 scopus 로고
    • E-PROOFS: A CMOS Bridging Fault Simulator
    • S. Greenstein J. Patel E-PROOFS: A CMOS Bridging Fault Simulator Proc. of Int. Conf. Computer Aided Design Proc. of Int. Conf. Computer Aided Design 1992
    • (1992)
    • Greenstein, S.1    Patel, J.2
  • 16
    • 0003472433 scopus 로고    scopus 로고
    • A Course in Fuzzy Systems and Control
    • Prentice-Hall
    • X. Wang A Course in Fuzzy Systems and Control 1997 Prentice-Hall
    • (1997)
    • Wang, X.1
  • 17
    • 0026220880 scopus 로고
    • Physically Realistic Fault Models for Analog CMOS Neural Networks
    • D. Felthaam W. Maly Physically Realistic Fault Models for Analog CMOS Neural Networks IEEE Journal of Solid-State Circuits 26 1223 1229 Sept. 1991
    • (1991) IEEE Journal of Solid-State Circuits , vol.26 , pp. 1223-1229
    • Felthaam, D.1    Maly, W.2
  • 18
    • 0033318725 scopus 로고    scopus 로고
    • Resistive Bridge Fault Modeling, Simulation and Test Generation
    • V. Sar-Dessai D. Walker Resistive Bridge Fault Modeling, Simulation and Test Generation Proc. Int. Test Conf. 596 605 Proc. Int. Test Conf. 1999-Oct.
    • (1999) , pp. 596-605
    • Sar-Dessai, V.1    Walker, D.2
  • 21
    • 0003753097 scopus 로고    scopus 로고
    • Neuro-Fuzzy and Soft Computing
    • Prentice-Hall
    • Jang C. Sun E. Mizutani Neuro-Fuzzy and Soft Computing 1997 Prentice-Hall
    • (1997)
    • Jang1    Sun, C.2    Mizutani, E.3
  • 22
    • 0003782833 scopus 로고
    • Digital Design Principles and Practices
    • Prentice-Hall
    • J. Wakerly Digital Design Principles and Practices 1990 Prentice-Hall
    • (1990)
    • Wakerly, J.1
  • 23
    • 0033315396 scopus 로고    scopus 로고
    • IDDQ Testing in Deep Submicron Integrated Circuits
    • A. Miller IDDQ Testing in Deep Submicron Integrated Circuits Proc. of Int. Test Conf. 724 729 Proc. of Int. Test Conf. 1999
    • (1999) , pp. 724-729
    • Miller, A.1
  • 24
    • 85053479104 scopus 로고
    • PODEM-X: An Automatic Test Generation System for VLSI Logic Structures
    • P. Goel B. Rosales PODEM-X: An Automatic Test Generation System for VLSI Logic Structures Proc. of Design Automation Conf. 260 268 Proc. of Design Automation Conf. 1981-June
    • (1981) , pp. 260-268
    • Goel, P.1    Rosales, B.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.