-
2
-
-
0030193484
-
Image processing on high performance RISC systems
-
Baglietto, P. and Maresca, M. and Migliardi, M. and Zingirian, N., "Image processing on high performance RISC systems", Proceedings of the IEEE, v. 84, n.7, 917925, 1996.
-
(1996)
Proceedings of the IEEE
, vol.84
, Issue.7
, pp. 917925
-
-
Baglietto, P.1
Maresca, M.2
Migliardi, M.3
Zingirian, N.4
-
4
-
-
0029308368
-
Effective hardware-based data prefetching for high-performance processors
-
Chen, T.F. and Baer, J.L., "Effective hardware-based data prefetching for high-performance processors", IEEE Trans, on Comp., v. 44, n. 5, 1995, pp. 609-623.
-
(1995)
IEEE Trans, on Comp.
, vol.44
, Issue.5
, pp. 609-623
-
-
Chen, T.F.1
Baer, J.L.2
-
5
-
-
0032099107
-
Impact of multimedia standards on multimedia industry
-
Chiariglione, L., "Impact of multimedia standards on multimedia industry", Proceedings of IEEE, v. 86, n. 16, 1998, pp. 1222-1227.
-
(1998)
Proceedings of IEEE
, vol.86
, Issue.16
, pp. 1222-1227
-
-
Chiariglione, L.1
-
7
-
-
0032678987
-
Exploiting cache in multimedia
-
Cucchiara, R. and Piccardi, M. and Prati, A., "Exploiting Cache in Multimedia" Proc. of IEEE International Conf. on Multimedia Computing and Systems ICMCS 99, v. 1, 1999.
-
(1999)
Proc. of IEEE International Conf. on Multimedia Computing and Systems ICMCS 99
, vol.1
-
-
Cucchiara, R.1
Piccardi, M.2
Prati, A.3
-
8
-
-
0031233007
-
How multimedia workloads will change processor design
-
Sept
-
Diefendoff, K. and Dubey, P.K., "How multimedia workloads will change processor design", IEEE Computer, Sept 1997.
-
(1997)
IEEE Computer
-
-
Diefendoff, K.1
Dubey, P.K.2
-
9
-
-
0027629398
-
A load instruction unit for pipelined processor
-
July
-
Eickemeyer, R. J., Vassiliadis, S., A load instruction unit for pipelined processor, IBM Journal of Research and Development, vol. 37, pp. 547-564, July 1993.
-
(1993)
IBM Journal of Research and Development
, vol.37
, pp. 547-564
-
-
Eickemeyer, R.J.1
Vassiliadis, S.2
-
10
-
-
84909719934
-
On the encoding of arbitrary geometric configurations
-
Freeman, H.
-
Freeman, H., "On the encoding of arbitrary geometric configurations", IRE Trans. Electron. Comput., vol EC-10, pp. 260-268, 1961.
-
(1961)
IRE Trans. Electron. Comput.
, vol.EC-10
, pp. 260-268
-
-
-
11
-
-
0026137432
-
MPEG: A video compression standard for multimedia application
-
Gall, D., "MPEG: a video compression standard for multimedia application", Comm. of ACM v. 34, n. 4, 1991, pp. 46-58.
-
(1991)
Comm. of ACM
, vol.34
, Issue.4
, pp. 46-58
-
-
Gall, D.1
-
12
-
-
0029204095
-
A data cache with multiple caching strategies tuned to different types of locality
-
Barcelona, Spain
-
Gonzalez, A. and Aliagas, C. and Valero, M., "A data cache with multiple caching strategies tuned to different types of locality", Proc. of ACM Int. Conf. on Supercomp., Barcelona, Spain, 1995, pp. 338-347.
-
(1995)
Proc. of ACM Int. Conf. on Supercomp.
, pp. 338-347
-
-
Gonzalez, A.1
Aliagas, C.2
Valero, M.3
-
15
-
-
33747104511
-
-
personal communication
-
Irlam, G., "Spa", personal communication, 1992.
-
(1992)
Spa
-
-
Irlam, G.1
-
17
-
-
0031364102
-
Runtime spatial locality detection and optimization
-
Dec. 1-3
-
Johnson, T.L. and Merten, M.C. and Hwu, W.W., "Runtime spatial locality detection and optimization", Proc. of 30lh International Symposium on Microarchitecture, Dec. 1-3 1997, pp. 57-64.
-
(1997)
Proc. of 30lh International Symposium on Microarchitecture
, pp. 57-64
-
-
Johnson, T.L.1
Merten, M.C.2
Hwu, W.W.3
-
18
-
-
0025429331
-
Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers
-
May
-
Jouppi, N., "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers", Proc. 17th Int'l Symp. Computer Architecture, pp. 364-373, May 1990.
-
(1990)
Proc. 17th Int'l Symp. Computer Architecture
, pp. 364-373
-
-
Jouppi, N.1
-
19
-
-
0033075109
-
Prefetching using Markov Predictors
-
Feb.
-
Joseph, D. and Grunwald, D., "Prefetching using Markov Predictors", IEEE Trans, on Computers, Special Issue on Cache Memory and Related Problems, Vol. 48, No. 2, Feb. 1999, pp. 121-134
-
(1999)
IEEE Trans, on Computers, Special Issue on Cache Memory and Related Problems
, vol.48
, Issue.2
, pp. 121-134
-
-
Joseph, D.1
Grunwald, D.2
-
20
-
-
0022090008
-
Encoding of arbitrary curves based on the chain code representation
-
Kanedo, T. and Okudaira, M., "Encoding of arbitrary curves based on the chain code representation", IEEE Trans. Commun., vol. COM-33, pp. 697-707, 1985.
-
(1985)
IEEE Trans. Commun.
, vol.COM-33
, pp. 697-707
-
-
Kanedo, T.1
Okudaira, M.2
-
21
-
-
0032099953
-
MPEG-4 and rate-distortion-based shape-coding techniques
-
Katsaggelos, A.K. and Lisimachos, P.K. and Meier, F.W. and Ostermann, J. and Schuster, G.M., "MPEG-4 and Rate-Distortion-Based Shape-Coding Techniques" Proc, of the IEEE, Vol. 86, no. 6, 1998.
-
(1998)
Proc, of the IEEE
, vol.86
, Issue.6
-
-
Katsaggelos, A.K.1
Lisimachos, P.K.2
Meier, F.W.3
Ostermann, J.4
Schuster, G.M.5
-
22
-
-
0019544062
-
On the performance of chain codes for quantization of line drawings
-
Koplowitz, J., "On the performance of chain codes for quantization of line drawings", IEEE Trans, on PAMI, vol. 3, pp. 180-185, 1981.
-
(1981)
IEEE Trans, on PAMI
, vol.3
, pp. 180-185
-
-
Koplowitz, J.1
-
23
-
-
0032099892
-
Multimedia processors
-
Kuroda, I. and Niscitani, T., "Multimedia processors", Proceedings of IEEE, v. 86, n. 6, 1998, pp. 1203-1221.
-
(1998)
Proceedings of IEEE
, vol.86
, Issue.6
, pp. 1203-1221
-
-
Kuroda, I.1
Niscitani, T.2
-
24
-
-
0010360219
-
The split temporal/spatial cache: Initial performance analysis
-
Santa Clara, CA, USA
-
Milutinovic, V. and Markovic, B. and Tomasevic, M. and Tremblay, M., "The split temporal/spatial cache: initial performance analysis", Proc. of the SCIzzL-5, Santa Clara, CA, USA, 1996.
-
(1996)
Proc. of the SCIzzL-5
-
-
Milutinovic, V.1
Markovic, B.2
Tomasevic, M.3
Tremblay, M.4
-
25
-
-
0020177251
-
Cache memories
-
Smith, A.J., "Cache memories", Computing Surveys, v. 14, n. 3, 1982, pp. 473-530.
-
(1982)
Computing Surveys
, vol.14
, Issue.3
, pp. 473-530
-
-
Smith, A.J.1
-
27
-
-
0001733337
-
CPU cache prefetching: Timing evaluation of hardware implementation
-
Tse, J. And Smith, A.J., "CPU cache prefetching: timing evaluation of hardware implementation", IEEE Trans, on Comp., v. 47, n. 5, 1995, pp. 509-526.
-
(1995)
IEEE Trans, on Comp.
, vol.47
, Issue.5
, pp. 509-526
-
-
Tse, J.1
Smith, A.J.2
-
28
-
-
0029708771
-
A comparison of hardware prefetching techniques for multimedia benchmark
-
Zucker, D. and Flynn, M.J. and Lee, R., "A comparison of hardware prefetching techniques for multimedia benchmark", Proc. of IEEE Multimedia 96, pp. 236-244
-
Proc. of IEEE Multimedia 96
, pp. 236-244
-
-
Zucker, D.1
Flynn, M.J.2
Lee, R.3
|