Hardware prefetching techniques for cache memories in multimedia applications

Computer Architectures for Machine Perception, Proceedings (CAMP)

Volumn , Issue , 2000, Pages 311-319

  Cucchiara, R ^a   Piccardi, M ^a   Prati, A ^a  

^a UNIVERSITY OF MODENA AND REGGIO EMILIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE PREFETCHING TECHNIQUES;

COMPUTER HARDWARE; COMPUTER SOFTWARE; COMPUTER SYSTEMS; CONVOLUTION; DECODING; IMAGE CODING; MULTIMEDIA SYSTEMS; STORAGE ALLOCATION (COMPUTER);

BUFFER STORAGE;

EID: 0033697225     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Article

References (28)

1. ACME Cache Simulator, http://atanasoff.nmsu.edu/~acme/acs.html.
2. Baglietto, P. and Maresca, M. and Migliardi, M. and Zingirian, N., "Image processing on high performance RISC systems", Proceedings of the IEEE, v. 84, n.7, 917925, 1996.
3. st Int. Symp. Computer Architecture, 1994, pp. 223232.
4. Chen, T.F. and Baer, J.L., "Effective hardware-based data prefetching for high-performance processors", IEEE Trans, on Comp., v. 44, n. 5, 1995, pp. 609-623.
5. Chiariglione, L., "Impact of multimedia standards on multimedia industry", Proceedings of IEEE, v. 86, n. 16, 1998, pp. 1222-1227.
6. Cucchiara, R. and Piccardi, M., "Exploiting Image Processing Locality in Cache Pre-fetching", Proc. of 5th International Conference on High Performance Computing HiPC '98, Dec. 17-20 1998.
7. Cucchiara, R. and Piccardi, M. and Prati, A., "Exploiting Cache in Multimedia" Proc. of IEEE International Conf. on Multimedia Computing and Systems ICMCS 99, v. 1, 1999.
8. Diefendoff, K. and Dubey, P.K., "How multimedia workloads will change processor design", IEEE Computer, Sept 1997.
9. Eickemeyer, R. J., Vassiliadis, S., A load instruction unit for pipelined processor, IBM Journal of Research and Development, vol. 37, pp. 547-564, July 1993.
10. Freeman, H., "On the encoding of arbitrary geometric configurations", IRE Trans. Electron. Comput., vol EC-10, pp. 260-268, 1961.
11. Gall, D., "MPEG: a video compression standard for multimedia application", Comm. of ACM v. 34, n. 4, 1991, pp. 46-58.
12. Gonzalez, A. and Aliagas, C. and Valero, M., "A data cache with multiple caching strategies tuned to different types of locality", Proc. of ACM Int. Conf. on Supercomp., Barcelona, Spain, 1995, pp. 338-347.
13. Haralick, R.M. and Shapiro, L.G. "Computer and robot vision", v.l, Addison Wesley, 1992.
14. Hennessy, J. and Patterson, D., " Computer Architecture: A Quantitative Approach", Morgan Kaufmann, 1990.
15. Irlam, G., "Spa", personal communication, 1992.
16. ISO/IEC DIS 14496-2 "Information technology -Coding of audio-visual objects - Part 2: Visual".
17. Johnson, T.L. and Merten, M.C. and Hwu, W.W., "Runtime spatial locality detection and optimization", Proc. of 30lh International Symposium on Microarchitecture, Dec. 1-3 1997, pp. 57-64.
18. Jouppi, N., "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers", Proc. 17th Int'l Symp. Computer Architecture, pp. 364-373, May 1990.
19. Joseph, D. and Grunwald, D., "Prefetching using Markov Predictors", IEEE Trans, on Computers, Special Issue on Cache Memory and Related Problems, Vol. 48, No. 2, Feb. 1999, pp. 121-134
20. Kanedo, T. and Okudaira, M., "Encoding of arbitrary curves based on the chain code representation", IEEE Trans. Commun., vol. COM-33, pp. 697-707, 1985.
21. Katsaggelos, A.K. and Lisimachos, P.K. and Meier, F.W. and Ostermann, J. and Schuster, G.M., "MPEG-4 and Rate-Distortion-Based Shape-Coding Techniques" Proc, of the IEEE, Vol. 86, no. 6, 1998.
22. Koplowitz, J., "On the performance of chain codes for quantization of line drawings", IEEE Trans, on PAMI, vol. 3, pp. 180-185, 1981.
23. Kuroda, I. and Niscitani, T., "Multimedia processors", Proceedings of IEEE, v. 86, n. 6, 1998, pp. 1203-1221.
24. Milutinovic, V. and Markovic, B. and Tomasevic, M. and Tremblay, M., "The split temporal/spatial cache: initial performance analysis", Proc. of the SCIzzL-5, Santa Clara, CA, USA, 1996.
25. Smith, A.J., "Cache memories", Computing Surveys, v. 14, n. 3, 1982, pp. 473-530.
26. Soderquist, P. and Leeser, M., "Memory traffic and data cache behavior of an MPEG-2 software decoder", preprint for ICCD '97, 1997.
27. Tse, J. And Smith, A.J., "CPU cache prefetching: timing evaluation of hardware implementation", IEEE Trans, on Comp., v. 47, n. 5, 1995, pp. 509-526.
28. Zucker, D. and Flynn, M.J. and Lee, R., "A comparison of hardware prefetching techniques for multimedia benchmark", Proc. of IEEE Multimedia 96, pp. 236-244