Field programmable gate array based radar front-end digital signal processing

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn , Issue , 1999, Pages 178-187

  Moeller, Tyler J ^a   Martinez, David R ^a  

^a MIT LINCOLN LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL ARITHMETIC; DIGITAL SIGNAL PROCESSING; DISTRIBUTED COMPUTER SYSTEMS; FIR FILTERS; FREQUENCY DOMAIN ANALYSIS; RADAR; SIGNAL FILTERING AND PREDICTION; VLSI CIRCUITS;

DISTRIBUTED ARITHMETIC; RADAR FRONT END SIGNAL PROCESSING;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0033488499     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. J. Greco. "A1000 critical design review." Internal Design Review, 19 June 1996.
2. J. Liu. "Detailed model shows FPGAs' true costs." EDN, 11 May 1995.
3. Xilinx Publications. "Virtex 2.5 V field programmable gate arrays." Advance product specification, 9 November 1998. Version 1.1.
4. W. S. Song. "VLSI bit-level systolic array for radar front-end signal processing." Technical report, MIT Lincoln Laboratory.
5. C.-L. Wang, C.-H. Wei, and S.-H. Chen. "Efficient bit-level systolic array implementation of FIR and IIR digital filters." IEEE Journal on Selected Areas in Communications, 6(3): 484-493, April 1988.
6. Xilinx Incorporated. The Programmable Logic Data Book. 1996.
7. G. R. Goslin. "A guide to using field programmable gate arrays (FPGAs) for application-specific digital signal processing performance." In J. Schewel, P. M. Athanas, V. M. Bove, Jr., and J. Watson, editors, Proceedings High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, pages 321-331, Boston, MA, 20-21 November 1996. SPIE-The International Society for Optical Engineering. Proc. SPIE 2914.
8. G. R. Goslin. "Using Xilinx FPGAs to design custom digital signal processing devices." In DSPX 1995 Technical Proceedings, page 595, 12 January 1995.
9. G. R. Goslin. "Implement DSP functions in FPGAs to reduce cost and boost performance." EDN, 1996.
10. B. New. "A distributed arithmetic approach to designing scalable DSP chips." EDN, 17 August 1995.
11. Xilinx Publications. "The role of distributed arithmetic in FPGA-based signal processing." Technical report.
12. D. A. Parker and K. K. Parhi. "Low-area/power parallel FIR digital filter implementation." Journal of VLSI Signal Processing, 17:75-92, 1997.
13. J.-C. Chung, Y.-B. Kim, H.-G. Jeong, K. K. Parhi, and Z. Wang. "Efficient parallel FIR filter implementations using frequency spectrum characteristics." In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '98), pages 354-358, Monterey, CA, June 1998.
14. H. L. Groginsky and G. A. Works. "A pipeline fast fourier transform." In B. Liu, editor, Digital Filters and the Fast Fourier Transform, pages 369-373. Dowden, Hutchinson, and Ross, Inc., 1975.
15. A. V. Oppenheim and R. W. Schafer. Discrete-Time Signal Processing. Prentice Hall, 1989.