A compact memory-merged vector-matching circuitry for neuron-MOS associative processor

IEICE Transactions on Electronics

Volumn E82-C, Issue 9, 1999, Pages 1715-1720

  Konda, Masahiro ^a   Shibata, Tadashi ^b   Ohmi, Tadahiro ^a  

^a TOHOKU UNIVERSITY   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

Author keywords

Absolute value of difference; Associative processor; Boot strap effect; Manhattan distance; MOS

Indexed keywords

CAPACITANCE; CELLULAR ARRAYS; CMOS INTEGRATED CIRCUITS; ELECTRIC INVERTERS; INTEGRATED CIRCUIT MANUFACTURE; MOSFET DEVICES; PROM; VECTORS;

ABSOLUTE VALUE OF DIFFERENCE; ASSOCIATIVE PROCESSOR; BOOT STRAP EFFECT; CMOS INVERTER; FLOATING GATE; MANHATTAN DISTANCE; VECTOR MATCHING CIRCUIT;

COMPUTER HARDWARE;

EID: 0033350398     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (13)

1. K. Kobayashi, M. Kinoshita, M. Takeuchi, H. Onodera, and K. Tamaru, "A memory-based parallel processor for vector quantization," 22nd European Solid-State Circuits Conference, pp.184-187, Sept. 1996.
2. T. Shibata, T. Nakada, M. Konda, T. Morimoto, T. Ohmi, H. Akutsu, A. Kawamura, and K. Marumoto, "A fully-parallel vector quantization processor for real-time motion picture compression," ISSCC Dig. of Technical Papers, FP16.9, pp.270-271, 1997.
3. G. Tyson Tuttle, S. Fallahi, and A.A. Abidi, "An 8 bit CMOS vector A/D converter," ISSCC Dig. of Technical Papers, WP2.7, pp.38-39, 1993.
4. G. Cauwenberghs and V. Pedroni, "A change-based CMOS parallel analog vector quantizer," in NEURAL INFORMATION PROCESSING SYSTEMS 7, pp.779-786, The MIT Press Cambridge, Massachusetts London, England.
5. T. Shibata, T. Nakai, N.M. Yu, Y. Yamashita, M. Konda, and T. Ohmi, "Advances in neuron-MOS applications," ISSCC Dig. of Technical Papers, pp.304-305, 1996.
6. T. Shibata, M. Konda, Y. Yamashita, T. Nakai, and T. Ohmi, "Neuron-MOS-based association hardware for real-time event recognition," Proc. Fifth International Conference on Microelectronics for Neural Networks and Fuzzy Systems (MicroNeuro '96), pp.94-101, Lausanne, Feb. 1996.
7. M. Konda, T. Shibata, and T. Ohmi, "Neuron-MOS correlator based on manhattan distance computation for event recognition hardware," 1996 IEEE International Symposium on Circuit and Systems (ISCAS96), vol.4, Atlanta, pp.217-220, May 1996.
8. T. Shibata and T. Ohmi, "A functional MOS transistor featuring gate-level weight sum and threshold operations," IEEE Trans. Electron Devices, vol.39, no.6, pp. 1444-1455, 1992.
9. Y. Yamashita, T. Shibata, and T. Ohmi, "Write/Verify free analog non-volatile memory using neuron-MOS comparator," 1996 IEEE International Symposium on Circuit and Systems (ISCAS96), vol.4, Atlanta, pp.229-232, May 1996.
10. T. Yamashita, T. Shibata, and T. Ohmi, "Neuron-MOS winner-take-all circuit and its application to associative memory," ISSCC Dig. of Technical Papers, FA15.2, pp.236-237, 1993.
11. T. Shibata, H. Kosaka, H. Ishii, and T. Ohmi, "Neuron-MOS neural network using self-learning-compatible synapse circuits," IEEE J. Solid-State Circuits, vol.30, no.8, Aug. 1995.
12. R. Au, T. Yamashita, T. Shibata, and T. Ohmi, "Neuron MOS multiple-valued memory technology for intelligent data processing," ISSCC Dig. of Technical Papers, FA16.3, pp.270-271, 1994.
13. A. Gersho and R.M. Gray, Vector Quantization and Singnal Compression, Kluwer Academic Publishers, Boston, 1992.