Multilayer pin assignment for macro cell circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 18, Issue 10, 1999, Pages 1452-1461

  Liu, Le Chin Eugene ^a   Sechen, Carl ^a  

^a University of Washington   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; MICROPROCESSOR CHIPS; ROUTERS; TREES (MATHEMATICS);

MACRO CELL CIRCUITS; MULTILAYER PIN ASSIGNMENT ALGORITHMS; STEINER TREES;

INTEGRATED CIRCUIT LAYOUT;

EID: 0033339803     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.790622     Document Type: Article

References (11)

1. L.-C.E. Liu and C. Sechen, "Multilayer chip-level global routing using an efficient graph-based Steiner tree heuristic," this issue, pp. 1442-1451.
2. J. Cong, "Pin assignment with global routing for general cell designs," IEEE Trans. Computer-Aided Design, vol. 10, pp. 1401-1412, Nov. 1991.
3. T. Koide, S. Wakabayashi, and N. Yoshida, "An integrated approach to pin assignment and global routing for VLSI building-block layout," in Proc. European Conf. Design Automation with the European Event in AS1C Design, Feb. 1993, pp. 24-28.
4. L.Y. Wang, Y.T. Lai, and B.D. Liu, "Simultaneous pin assignment and global wiring for custom VLSI design," in Proc. IEEE Int. Symp. Circuits Systems, vol. 4, pp. 2128-2131, 1991.
5. S.-G. Choi and C.-M. Kyung, "Three-step pin assignment algorithm for building block layout," Electron. Lett., vol. 28, no. 20, pp. 1882-1884, Sept. 1992.
6. N.L. Koren, "Pin assignment in automated printed circuit board design," in P roc. 9th Design Automation Workshop, June 1972, pp. 72-79.
7. L. Mory-Rauch, "Pin assignment on a printed circuit board," in Proc. 15th Design Automation Conf., June 1978, pp. 70-73.
8. H.N. Brady, "An approach to topological pin assignment," IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 250-255, July 1984.
9. X. Yao, M. Yamada, and C.L. Liu, "A new approach to the pin assignment problem," in Proc. 25th ACM/IEEE Design Automation Conf., June 1988, pp. 566-572.
10. F.K. Hwang, D.S. Richards, and P. Winter, The Steiner Tree Problem. Amsterdam, The Netherlands: North-Holland, 1992.
11. C.D. Bateman, C.S. Helvig, G. Robins, and A. Zelikovsky, "Provable good routing tree construction with multi-port terminals," in Proc. ACM/SIGDA Int. Symp. Physical Design, Apr. 1997, pp. 96-102.