Pin Assignment with Global Routing for General Cell Designs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 10, Issue 11, 1991, Pages 1401-1412

  Jingsheng, Jason ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER PROGRAMMING--ALGORITHMS;

GENERAL CELL DESIGN; GLOBAL ROUTING; LINEAR TIME ALGORITHMS; PIN ASSIGNMENT; SOFTWARE PACKAGE BEAUTICIANGR;

INTEGRATED CIRCUITS, VLSI;

EID: 0026254813     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.97619     Document Type: Article

References (16)

1. H. N. Brady, “An approach to topological pin assignment,” IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 250-255, July 1984.
2. W. M. Dai, T. Assno, and E. S. Kuh, “Routing region definition and ordering scheme for building layout,” IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 189-197, July 1985.
3. W. M. Dai, M. Sato, and E. S. Kuh, “A dynamic and efficient representation of building-block layout,” in Proc. 24th Design Automation Conf., 1987, pp. 376-384.
4. M. Guruswamy and D. F. Wong, “Channel routing order for building-block layout and rectilinear modules,” in Proc. IEEE Int. Conf. on Computed-Aided Design, 1988, pp. 184-187.
5. N. L. Koren, “Pin assignment in automated printed circuit board design,” in 9th Design Automation Workshop Proc., 1972, pp. 72-79.
6. E. L. Lawler, Combinatorial Optimization. New York: Holt, Rinehart and Winston, 1976.
7. H. W. Leong and C. L. Liu, “Permutation channel routing,” in Prof. Int. Conf. on Computer Design: VLSI in Computers, 1985, pp. 579-584.
8. L. Mory-Rauch, “Pin assignment on a printed circuit board,” in 15th Design Automation Conf. Proc., 1978, pp. 70-73.
9. B. Preas, “Placement and routing algorithms for hierarchical integrated circuit layout,” Ph.D. dissertation, Stanford Univ., 1979.
10. B. Preas and M. Lorenzetti, eds., Physical Design Automation of VLSI Systems. Menlo Park, CA: Benjamin/Cummings, 1988.
11. F. P. Preparata and M. I. Shamos, Computational Geometry. New York: Springer-Verlag, 1985.
12. E. Reingold, J. Nievergelt, and N. Deo, Combinatorial Algorithms: Theory and Practice. Englewood Cliffs, NJ: Prentice-Hall, 1977.
13. S. Sekar, “CHIPMASON—A floorplanning program,” National Semiconductor Corporation Internal Documents, 1988.
14. D. F. Wong and C. L. Liu, “A new algorithm for floorplan design,” in Proc. 23rd ACM/IEEE Design Automation Conf., 1986, pp. 101- 107.
15. X. Yao, M. Yamada, and C. L. Liu, “A new approach to the pin assignment problem,” in 25th Design Automation Conf. Proc., 1988, pp. 566-572.
16. X. Yao and C. L. Liu, “Pin position assignment for movable pins in macro-cells,” Int. J. Computer-Aided VLSI Design, vol. 2, pp. 239-250, 1990.