Thick metal CMOS technology on high resistivity substrate and its application to monolithic L-band CMOS LNAs

ETRI Journal

Volumn 21, Issue 4, 1999, Pages 1-7

  Kim, Cheon Soo ^a   Park, Min ^a   Kim, Chung Hwan ^a   Yu, Hyun Kyu ^a   Cho, Hanjin ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); ELECTRIC CONDUCTIVITY OF SOLIDS; ELECTRIC CURRENTS; ELECTRIC INDUCTORS; INTEGRATED CIRCUIT LAYOUT; MOSFET DEVICES; SUBSTRATES;

LOW NOISE AMPLIFIERS (LNA);

CMOS INTEGRATED CIRCUITS;

EID: 0033327910     PISSN: 12256463     EISSN: None     Source Type: Journal    
DOI: 10.4218/etrij.99.0199.0401     Document Type: Article

References (15)

1. J. Y.-C. Chang, A. A. Abidi, and M. Gaitan "Large Suspended Inductors on Silicon and Their Use in a 2-nm CMOS RF Amplifier," IEEE Trans. Electivn Device Letters, Vol. 14, No. 5, May 1993.
2. S. Sheng, L. Lynn, J. Peroulas, K. Stone, I. O'Donnel, and R. Brodcrsen, "A Low-Power CMOS Chipset for Spread-Spectrum Communications," in 1SSCC Digest of Technical Papers, Feb. 1996, pp. 346-348.
3. A. N. Karanicolas, "A 2.7V 900MHz CMOS LNA and Mixer," in ISSCC Digest of Technical Papers, Feb. 1996, pp. 50-51.
4. A. Rofougaran, J. Y.-C. Chang, M. Rofougaran, and A. A. Abidi, "A 1 GHz CMOS RF Front-End 1C for Direct-Conversion Wireless Receiver," IEEE Journal of Solid State Circuits, Vol. 31, No. 7, July 1996.
5. D. K. Shaeffer and T. H. Lee, "A 1.5V, 1.5 GHz CMOS Low Noise Amplifier," in Symposium on VLSI Cimdt Digest, 1996, pp. 32-33.
6. M. Park, S. Lee, H. K. Yu, J. G. Koo, and K. S. Nam, "High Q CMOS-Compatible Microwave Inductors Using Double-Metal Interconnection Silicon Technology," IEEE Micivwa\'e and Guided Wa\vLett., vol. 7, February 1997, pp. 45-47.
7. M. Park, C. S. Kirn, J. M. Park, H. K. Yu, and K. S. Nam, "High Q Microwave Inductors in CMOS Double-Metal Technology and Its Substrate Bias Effects for 2 GHz RF ICs Application," in IEDM Teclmical Digest, December 1997, pp. 59-62.
8. C. S. Kirn, H. K. Yu, H. Cho, S. Lee, and K. S. Nam, "CMOS Layout and Bias Optimization for RF 1C Design Applications," in IEEE MTT-s Microwave Symposium Digest, 1997, pp. 945-948.
9. W. R. Eisenstadt, "Low Power RF Technology Design," IEDM Short Course Pmgram, December 1995.
10. F. M. Klaassen and J. Prins, "Noise of Field-Effect Transistors at Very High Frequency," IEEE Trans. Electron De\ices, Vol. ED-16, No. 11, Nov. 1969, pp. 952-957.
11. J. C. Rudell, J. J. Ou, T. B. Cho, G. Chien, F. Brianti, J. A. Weldon, and P. R. Gray, "A 1.9 GHz Wide-Band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications," in ISSCC Digest of Technical Papers, Feb. 1997, pp. 304-305.
12. D. K. Shaeffer, A Shahani, S. Mohan, H. Samavati, H. Rategh, M. Hershenson, M. Xu, C. Yue, D. Eddleman, and T. Lee, "A 115mW CMOS GPS Receiver," in ISSCC Digest of Technical Papers, February 1998, pp. 122-123.
13. S. Wu and B. Razavi, "A 900 MHz/1.8 GHz CMOS Receiver for Dual Band Application," in ISSCC Digest of Teclmical Papers, February 1998, pp. 122-123.
14. C. S. Kirn, M. Park, C-H Kirn, Y. C. Hyeon, H. K. Yu, K. Lcc, and K. S. Nam, "A Fully Integrated 1.9 GHz CMOS Low Noise Amplifier," IEEE Micmwcnv and Guided Wrn-e Lett., Vol. 8, August 1998, pp. 293-295.
15. S. Lee and H. K. Yu, "A New Extraction Method for BSIM3v3 Model Parameters of RF Silicon MOSFETs," in Proc. oflCMTS, March 1999, pp. 95-98.