Integrated approach for fault tolerance and digital signature in RSA

IEE Proceedings: Computers and Digital Techniques

Volumn 146, Issue 3, 1999, Pages 151-157

  Zhang, Chang N ^a  

^a UNIVERSITY OF REGINA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DATA COMMUNICATION SYSTEMS; DATA PRIVACY; ERROR CORRECTION; ERROR DETECTION; FAULT TOLERANT COMPUTER SYSTEMS; SECURITY OF DATA;

ALGORITHM BASED ON A FAULT TOLERANT; DIGITAL SIGNATURE;

CRYPTOGRAPHY;

EID: 0033131438     PISSN: 13502387     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ip-cdt:19990217     Document Type: Article

References (8)

1. RIVEST, R. L., SHAMIR, A., and ADLEMAN, L.: 'A method for obtaining digital signature and public-key cryptosystems', Commun. ACM, 1978, 21, (2), pp. 120-126
2. SIMMONS, G. (Ed.) 'Contemporary cryptology: the science of information integrity' (IEEE Press, Piscataway, NJ, 1992),
3. WOO, T., and LAM, S.: 'Authentication for distributed systems', Computer, 1992, 25, (1)
4. STALLINGS, W.: 'Network and internetwork security' (IEEE Press and Prentice Hall, 1995)
5. PATEL, J. H., and FUNG, L. Y.: 'Concurrent error detection in ALU's by recomputing with shifted operands', IEEE Trans. Comput., C-31 (1982) pp.589-595
6. GULATI, R. K., and REDDY, S. M.: 'Concurrent error detection in VLSI array structures'. Proc. IEEE Internat. Conf. on Computer Design, 1986, pp. 488-191
7. KÜHN, R. H.: 'Yield enchancement by fault-tolerant systolic arrays in VLSI and modern signal processing'(Prentice-Hall, 1985), pp. 178-184
8. JACOB, A., BANERJEE, P., CHEN, C -Y., FUCHS, W., KUO, S -Y., and REDDY, A.: 'Fault tolerance techniques for systolic arrays'. Computer, 1987, pp. 65-74