The Scalable Coherent Interface (SCI)

IEEE Communications Magazine

Volumn 34, Issue 8, 1996, Pages 52-63

  Gustavson, David B ^a,b,c,d,e   Li, Qiang ^a,d,f,g  

^a SANTA CLARA UNIVERSITY   (United States)

^b STANFORD UNIVERSITY   (United States)

^c SCIzzL ^*

^d Santa Clara University

^e IEEE

^f XI'AN JIAOTONG UNIVERSITY   (China)

^g FLORIDA INTERNATIONAL UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOCAL AREA MULTIPROCESSOR; PARALLEL MULTIPROCESSOR SYSTEMS; SCALABLE COHERENT INTERFACE TECHNOLOGY;

BANDWIDTH; COMPUTER HARDWARE; COMPUTER SOFTWARE; CONTROL SYSTEMS; DATA ACQUISITION; DISTRIBUTED DATABASE SYSTEMS; MULTIPROCESSING SYSTEMS; PARALLEL PROCESSING SYSTEMS; SUPERCOMPUTERS; TELECOMMUNICATION LINKS;

LOCAL AREA NETWORKS;

EID: 0030217026     PISSN: 01636804     EISSN: None     Source Type: Journal    
DOI: 10.1109/35.533919     Document Type: Article

References (32)

1. G. Delp et al., "Memory as a Network Abstraction," IEEE Network, July 1991, pp. 34-41.
2. R. Gillett, "Memory Channel Network for PCI," IEEE Micro, Feb. 1996, pp. 12-18.
3. P. Kermani and L. Kleinrock, "Virtual Cut-Through: A New Communication Switching Technique," Computer Networks, vol. 3, no. 4, 1979, pp. 267-86.
4. J. Archibald and J. Baer, "Cache Coherence Protocols: Evaluation Using Multiprocessors," ACM Trans. on Comp. Sys., vol. 4, no. 4, Nov. 1986, pp. 273-98.
5. J. R. Goodman, "Using Cache Memory to Reduce Processor-Memory Traffic," Proc. 10th Annual Int'l. Symp. on Comp. Architecture, 1983, pp. 124-31.
6. CONVEX Computer Corporation, "Exemplar Architecture Manual," Richardson, TX, 1993.
7. S. Scott, "The GigaRing Channel," IEEE Micro, Feb. 1996, pp. 27-34.
8. Dolphin Interconnect Solutions, Inc., "A Backside Link (B-Link) for Scalable Coherent Interface (SCI) Nodes," 1994, Westlake, CA.
9. D. V. James and G. D. Stone, "Synchronization Primitives: Scaling to Distributed Systems," Proc. 1st Int'l. Workshop on SCI-based High-Performance Low-Cost Comp. (SCIzzL-1), Santa Clara Univ., Aug. 1994, pp. 1-16.
10. A. Agarwal et al., "The MIT Alewife Machine: A Large Scale Distributed-Memory Multiprocessor," Proc. Workshop on Scalable Shared Memory Multiprocessors, June 1991.
11. D. V. James and D. Singer, "Nonblocking Shared-Data Updates Using Conditional Lock Primitives," Proc. 2nd Int'l. Workshop on SCI-based High-Performance Low-Cost Computing (SCIzzL-2), Santa Clara Univ., Mar. 1995, pp. 67-74.
12. J. M. Stone et al., "Multiple Reservations and the Oklahoma Update," IEEE Parallel & Distrib. Tech., Nov. 1993, pp. 58-71.
13. M. Herlihy and J. E. B. Moss, "Transactional Memory: Architectural Support for Lock-Free Data Structures," Proc. 20th Int'l Symp. Comp. Architecture, IEEE Computer Society Press, Los Alamitos, CA, 1993, pp. 289-300.
14. J. Kuskin et al., "The Stanford FLASH Multiprocessor," Proc. 21st Int'l. Symp. on Comp. Architecture, Apr. 1994.
15. M. A. Blumrich et al., "A Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer," Proc. 21st Int'l. Symp. on Comp. Architecture, Apr. 1994, pp. 142-53.
16. W. Crowther et al., "The Butterfly (TM) Parallel Processor," IEEE Comp. Architecture Technical Committee Newsletter, Sept. 1985, pp. 18-45.
17. J. Rothie, "Overview of the KSR1 Computer System," Kendall Square Research Report TR9202001.
18. Dolphin Interconnect Solutions, Inc., "P6-SCI Board Hardware Specification," 1996, Westlake, CA.
19. Sun Microsystems, "SPARC MBus Interface Specification," Apr. 1991.
20. IBM and Motorola, "PowerPC 601 RISC Processor User's Manual."
21. Dolphin Interconnect Solutions, Inc., "PCI-SCI Bridge Functional Specification," Westlake, CA, 1996.
22. Vitesse Semiconductor, "VSC 7201 a SCI DataPump Datasheet," Camarillo, CA.
23. E. Hagersten, A. Landin, and S. Haridi, "DDM-A Cache-Only Memory Architecture," Computer, vol. 25, no. 9, Sept. 1992, pp. 44-54.
24. P. Stenstrom, T. Joe, and A. Gupta, "Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architecture," Proc. 19th Annual Int'l. Symp. on Computer Architecture, 1992.
25. M. Bach, The Design of the UNIX Operating System, Upper Saddle River, NJ: Prentice Hall, 1986.
26. J. Gorman and Q. Li, "A Study on TCP/IP Performance on Shared Memory Platforms," Proc. 5th Int'l. Workshop on SCI-based High-Performance Low-Cost Computing (SCIzzL-5), Santa Clara Univ., Mar. 1996, pp. 21-28.
27. SCIzzL and SCI-related standards information, contact information, and so on available at http:www.SCIzzL.com.
28. D. Engebretsen et al., "Parallel Fiber-Optic SCI Links," IEEE Micro. Feb. 1996, pp. 20-26.
29. W. Nation, "Aspects of Full-Speed SCI-Link Silicon Implementations," Proc. 1st Int'l. Workshop on SCI-Based High-Performance Low-Cost Computing (SCIzzL-1), Santa Clara Univ., Aug. 17-18, 1994, pp. 50-57.
30. R. Safranek, "Considerations in Implementing a System Based on SCI," Proc. 4th Int'l. Workshop on SCI-based High-Performance/Low-Cost Computing (SCIzzL-4), Crete, Greece, Oct. 1995, pp. 12-22.
31. Vitesse Semiconductor, "VSC 7203 2-port Switch Datasheet," Camarillo, CA.
32. J. Hennessey and D. Patterson, Computer Architecture-a Quantitative Approach, 2nd Ed., Chapter 8, Morgan Kaufman, 1996.