Manufacturability of superconductor electronics for a petaflops-scale computer

IEEE Transactions on Applied Superconductivity

Volumn 9, Issue 2 PART 3, 1999, Pages 3202-3207

  Abelson, Lynn A ^a   Herr, Quentin P ^a   Kerber, George L ^a   Leung, Michael ^a   Tighe, Thomas S ^a  

^a NORTHROP GRUMMAN CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; CRITICAL CURRENT DENSITY (SUPERCONDUCTIVITY); INTEGRATED CIRCUIT MANUFACTURE; JOSEPHSON JUNCTION DEVICES; LOGIC DESIGN; LOGIC GATES; MULTICHIP MODULES; POWER ELECTRONICS;

HYBRID TECHNOLOGY MULTITHREADED; PETAFLOPS SCALE COMPUTER; SINGLE FLUX QUANTUM LOGIC; SUPERCONDUCTOR ELECTRONICS;

SUPERCONDUCTING DEVICES;

EID: 0032691867     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/77.783710     Document Type: Article

References (29)

1. J. Cohen, "Mix of technologies spurs future supercomputer" Insights pp. 2-11, July 1998.
2. T. Sterling, "In pursuit of a quadrillion operations per second," Insights, pp. 8-11, April 1998.
3. P. Bunyk, M. Dorojevets, K. Likharev, and D. Zinoviev, "Technical Report 03: RSFQ Subsystem for HTMT Petaflops Computing," online at www.sunysb.edu, December 1997.
4. M. Dorojevets, P. Bunyk, D. Zinoviev, and K. Likharev, "Petaflops RSFQ System Design," this conference.
5. D. Zinoviev, G. Sazaklis, L. Wittie, S. Yorozu, and K. Likharev, "RSFQ Networks for Petaflops Computing," this cimference.
6. M. Johnson, TRW, Redondo Beach, Caliif., personal communication, 1998.
7. S. V. Polonsky, "Recent Developments and Prospects of RSFQ," Ext. Abstr. 6th Int. Superamd. Elec. Conf, vol. 1, pp. 125-127, June 1997.
8. K. Gaj, Q.P. Herr, M.J. Feldman, "Parameter Variations and Synchronization of RSFQ Circuits," in Appl. Supercond., vol. 2, pp. 1733-1736, Inst. Phys. Conf. Series Number 148, 1995.
9. Z. J. Deng, N. Yoshikawa, S.R. Whitely, and T. Van Duzer, "Data-Driven Self-Timed RSFQ Digital Integrated Circuit and System," IEEE Trans. Appl. Superamd., vol. 7, pp. 3634-3637, June 1997.
10. A. Rylyakov, "New Design of Single-bit All-digital RSFQ Autocorrelator," IEEE Trans. Appl. Supercond., vol. 7, pp. 2709-2712, June 1997.
11. Q. P. Herr, M.W. Johnson, and M.J. Feldman, "Temperature-Dependent Bit-Error Rate of a Clocked Superconducting Digital Circuit," this conference.
12. D. L. Miller, J.X. Przybysz, and J.H. Kang, "Margins and Yields of SFQ Circuits in HTS Materials," IEEE Trans. Appl. Supercond., vol. 3, pp. 2728-2731, March 1993.
13. D. Pradhan, Ftiull-Tolerunt Computer System Design, Upper Saddle River, NJ: Prentice Hall, 1996.
14. L. Abelson, "Superconductive process technologies," Ext. Abstr. 6th Int'l Superamd. Elec. Cimf., pp. 1-4, June 1997.
15. Semiconductor Industry Association, National Technology Roadmap for Semiconductors, 1997 Edition, San Jose, Calif., online at notes.sematech.org/mcpgs/roadmap4.pdf
16. L. Abelson, K. Daly, N. Martinez, and A.D. Smith, 'ITS Josephson critical current densities for LSI applications," IEEE Trans. Appl. Supercond., vol 5, no 2, pp. 2727-2730, June 1995.
17. W. Flack, Ultratech Corporation, Santa Clara, CA, personal communication, 1998.
18. A. V. Ferris-Prabhu, Introduction to Semiconductor Device Yielil Modeling, Norwood, MA: Artech-House, Inc., 1992.
19. J. Rajski and J. Tyszcr, Arithmetic Built-in Self-Test for Embedded Systems, Upper Saddle River, NJ: Prentice Hall, 1998.
20. A. F. Kirichenko and O.A. Mukhanov, "Advanced On-Chip Test Technology for RSFQ Circuits," IEEE Trans. Appl. Supercond., vol. 7, pp. 3438-3441, June 1997.
21. Q. P. Herr et al., "High Speed Testing of a Four-Bit RSFQ Decimation Digital Filter," IEEE Trans. Appl. Supercond., vol. 7, pp. 2975-2978, June 1997.
22. N. B. Dubash et al., "System Demonstration of Multi-Gigabit Network Switch," Ea. Abslr. 6th Int'l Supercond. Elec. Conf., pp. 31-33, June 1997.
23. K. Kobayashi, TRW, Redondo Beach, Calif., personal communication, 1998.
24. K. E. Yokoyama, et al., "Robust superconducting die attach process," IEEE Trans. Appl. Supercond., vol. 7 , p. 2631, June 1997
25. C. J. Anderson, et al., "Transmission of high speed electrical signals in a Josephson package," lEEETrans. Mag., vol. 19, p. 1182, 1983.
26. F. F. Tsui, "JSP-A research signal processor in Josephson technology," IBMJ. Res. Develop., vol. 24, p. 243, 1980.
27. T. S. Tighe, et al., "Cryogenic packaging for multi-GHz electronics," unpublished.
28. A. Smith, TRW, Redondo Beach, Calif, personal communication, 1995.
29. T. Ankermann, Process Systems, Int'l, Westborough, Mass., personal communication, 1998.