Self-timed parallel adders based on di rsfq primitives

IEEE Transactions on Applied Superconductivity

Volumn 9, Issue 2 PART 3, 1999, Pages 4040-4045

  Kameda, Y ^a   Polonsky, S V ^a   Maezawa, M ^a   Nanya, T ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DATA TRANSFER; INTERFACES (COMPUTER); JOSEPHSON JUNCTION DEVICES; PIPELINE PROCESSING SYSTEMS; ROBUSTNESS (CONTROL SYSTEMS); SPEED;

DELAY INSENSITIVE RAPID SINGLE FLUX QUANTUM PRIMITIVES; SELF TIMED PARALLEL ADDERS;

ADDERS;

EID: 0032691717     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/77.783914     Document Type: Article

References (10)

1. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertzclock frequency digital systems," IEEE TVoras. Appl. Supercond., vol. 1, no. 1, pp. 3-28, Mar. 1991.
2. K. Gaj, E. G. Friedman, and M. J. Feldman, "Timing of multigigahertz rapid single flux quantum digital circuits," IEEE Journal of VLSI Signal Processing, vol. 16, pp. 247-276, 1997.
3. I. Kurosawa, H. Nakagawa, M. Aoyagi, M. Maezawa, Y. Kameda, and T. Nanya, "A basic circuit for asynchronous superconductive logic using RSFQ gates," in Extended Abstracts oj ISBC 95, Sept. 1995, pp. 204-206.
4. Z. J. Deng, S. R. Whiteley, and T. Van Duzer, "Data-driven self-timing of RSFQ digital integrated circuits," in Extended Abstracts of ISEC 95, Sept. 1995, pp. 189-191.
5. P. Patra, S. Polonsky, and D. S. Fussell, "Delay insensitive logic for RSFQ superconductor technology," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems. Apr. 1997, pp. 42-53, IEEE Computer Society Press.
6. L. W. Gotten, "Maximum-rate pipeline systems," in AFIPS Proc. of Spring Join Computer Conference, May 1969, vol. 34, pp. 581-586.
7. Y. Kameda, S. Polonsky, M. Maezawa, and T. Nanya, "Primitive-level pipelining method on delay-insensitive model for RSFQ pulse-driven logic," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1998, pp. 262-273.
8. R. P. Brent and H. T. Kung, "A regular layout for parallel adders," IEEE Trans, on Computers, vol. C-31, pp. 264-260, Mar. 1982.
9. S. Polonsky, "Performance analysis of 64-bit carry-look-ahead adder based on data-driven dual-rail boolean gates, Tech. Rep. 06, HTMT RSFQ System Group, SUNY at Stony Brook, Jun. 1998 (unpublished).
10. M. Maezawa and S. Polonsky, "Dual-rail RSFQ shift register on delay-insensitive model and its applications," Tech. Rep. of IEICE, SCE97-29, pp. 19-24, Nov. 1997.