System performance analyses of out-of-order superscalar processors using analytical method

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E82-A, Issue 6, 1999, Pages 927-938

  Kim, Hak Jun ^a   Kim, Sun Mo ^a   Choi, Sang Bang ^a  

^a Inha University   (South Korea)

Author keywords

In order issue; Instruction window; Instruction level parallelism; Out of order issue; Queuing model; Reorder buffer; Superscalar processor

Indexed keywords

BUFFER STORAGE; COMPUTER SIMULATION; PARALLEL PROCESSING SYSTEMS;

SUPERSCALAR PROCESSORS;

PIPELINE PROCESSING SYSTEMS;

EID: 0032689876     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (11)

1. K. Olukotun, T. Mudge, and R. Brown, "Performance optimization of pipelined primary caches," 19th Annu. Int. Symp. Computer Architecture, pp. 181-190, May 1992.
2. M. D. Smith, M. Horowitz, and M. S. Lam, "Efficient superscalar performance through boosting," Proc. 5th. Int. Conf. Architectural Support Programming Languages Oper. Syst. , pp. 248-259, IEEE Computer Society Press, Oct. 1992.
3. M. D. Smith, M. Johnson, and M. A. Horowitz, "Limits on multiple-instruction issue," Proc. Third. Int. Conf. Architectural Support Programming Languages and Operating System. , pp. 290-302, April 1989.
4. N. P. Jouppi and D. W. Wall, "Available instruction-level parallelism for superscalar and superpipelined machines," Proc. Third. Int. Conf. Architecutral Support Programming Languages Oper. Syst. , pp. 414-424, IEEE Computer Society Press, April 1989.
5. N. Drach and A. Seznec, "MIDEE: Smoothing branch and instruction cache miss penalties on deep pipelines," Publication interne n 739, June 1993.
6. A. Seznec and F. Lloansi, "About effective cache miss penalty on out-of-order superscalar processors," Publication interne n 970, Nov. 1995.
7. P. K. Dubey, G. B. Adams, III, and M. J. Flynn, "Instruction window size trade-offs and characterization of program parallelism," IEEE Trans. Comput. , vol 43, no. 4, pp. 431-442, April 1994.
8. Y. H. Pyun, O. S. Park, and S. B. Choi, "The effect of instruction window on the performance of superscalar processors," IEICE Trans. Fundamentals, vol. E81-A, no. G, pp. 10361044, June 1998.
9. M. Johnson, "Superscalar Microprocessor Design," Prentice Hall Inc. , 1991.
10. J. L. Hennessy and D. A. Pattcrson, "Computer architecture: A quantitative approach," Morgan Kaufmann Publishers, 2nd ed. , 1996.
11. G. Irlam, "Spa" Personal Communication 1995. http://www. base. com/gordoni/spa/catl/spy. l