Efficient Superscalar Performance Through Boosting

ACM SIGPLAN Notices

Volumn 27, Issue 9, 1992, Pages 248-259

  Smith, Michael D ^a   Horowitz, Mark ^a   Lam, Monica S ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84976736878     PISSN: 03621340     EISSN: 15581160     Source Type: Journal    
DOI: 10.1145/143371.143534     Document Type: Article

References (17)

1. A.V. Aho, R. Sethi, and J.D. Ullman. Compilers: Principles, Techniques, and Tools. Addison-Wesley Publishing Company, Reading, Massachusetts, 1986.
2. D. Bernstein and M. Rodeh. Global Instruction Scheduling for Superscalar Machines. In Proc. ACM SIGPLAN ‘91 Conf. on Programming Language Design and Implementation, pp. 241-255, June 1991.
3. D. Bernstein, D. Cohen, and H. Krawczyk. Code Duplication: An Assist for Global Instruction Scheduling. In Proceedings of MICRO-24, pp. 103-113, November 1991.
4. D.G. Bradlee, S. J. Eggers, and R.R. Henry. Integrating Register Allocation and Instruction Scheduling for RISCs. In the Proc. Fourth Int. Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 122-131, April, 1991.
5. B. Case. Superscalar Techniques: SuperSPARC vs. 88110. Microprocessor Report, 5(22):1-11, December 1991.
6. P.P. Chang, S.A. Mahlke, W.Y. Chen, N.J. Warter, and W.W. Hwu. IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors. In the Proc. 18th Int. Symp. on Computer Architecture, pp. 266-275, May 1991.
7. R.P. Colwell, R.P. Nix, J.J. O'Donnell, D.B. Papworth, P.K. Rodman. A VLIW Architecture for a Trace Scheduling Compiler. In the Proc. Second Int. Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 180-192, October, 1987.
8. K. Ebcioglu and A. Nicolau. A Global Resource-Constrained Parallelization Technique. In Proc. 3rd Int. Conf. on Supercomputing, pp. 154-163, June 1989.
9. J. Ferrante, K. Ottenstein, and J. Warren. The Program Dependence Graph and Its Use in Optimization. ACM Trans. Program. Lang. Syst., 9(3):319-349, July 1987.
10. T. Gross and M. Ward. The Suppression of Compensation Code. In Advances in Languages and Compilers for Parallel Processing, The MIT Press, Cambridge, MA, pp. 260-273, 1991.
11. R. Gupta and M.L. Soffa. Region Scheduling: An Approach for Detecting and Redistributing Parallelism. IEEE Trans. on Software Engineering, 16(4):421-431, April 1990.
12. G. Kane. MIPS R2000 RISC Architecture. Prentice Hall, Englewood Cliffs, New Jersey, 1987.
13. S. Melvin and Y. Patt. Exploiting Fine-Grained Parallelism Through a Combination of Hardware and Software Techniques. In Proc. 18th Int. Symp. on Computer Architecture, pp. 287-296, May 1991.
14. A. Nicolau. Percolation Scheduling: A Parallel Compilation Technique. Computer Sciences Technical Report 85-678, Cornell University, May 1985.
15. M.D. Smith, M. Johnson, and M.A. Horowitz. Limits on Multiple Instruction Issue. In Proc. Third Int. Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 290-302, April 1989.
16. M.D. Smith, M.S. Lam, and M.A. Horowitz. Boosting Beyond Static Scheduling in a Superscalar Processor. In the Proc. 17th Int. Symp. on Computer Architecture, pp. 344-354, May 1990.
17. M. Tokoro, E. Tamura, and T. Takizuka. Optimization of Microprograms. IEEE Trans. of Computers, C-30(7):491-504, July 1981.