Optical interconnection subsystem used in the RWC-1 massively parallel computer

IEEE Journal on Selected Topics in Quantum Electronics

Volumn 5, Issue 2, 1999, Pages 360-367

  Nishimura, Shinji ^a   Inoue, Hiroaki ^a   Matsuoka, Hiroshi ^b   Yokota, Takashi ^b  

^a HITACHI LTD   (Japan)

^b Real World Computing Partnership   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

OPTICAL COMMUNICATION EQUIPMENT; OPTICAL INTERCONNECTS; PHOTODETECTORS; SEMICONDUCTOR LASERS;

OPTICAL INTERCONNECTION SUBSYSTEMS;

PARALLEL PROCESSING SYSTEMS;

EID: 0032688672     PISSN: 1077260X     EISSN: None     Source Type: Journal    
DOI: 10.1109/2944.778322     Document Type: Article

References (12)

1. D. A. B. Miller and H. W. Ozaktas, "Limit to the bit-rate capacity of electrical interconnection from the aspect ratio of the system architecture," J. Parallel Distrib. Comput., vol. 41, pp. 42-52, 1997.
2. J. W. Goodman, F. I. Leonberger, S.-Y. Athale, and R. A. Kung, "Optical interconnects for VLSI system," Proc. IEEE, vol. 72, pp. 159-174, July 1984.
3. A. V. Krishnamoorthy and D. A. B. Miller, "Firehose architectures for free-space optically interconnected VLSI circuits," J. Parallel Distrib. Computing, vol. 41, pp. 109-114, 1997.
4. T. K. Woodward, A. V. Krishnamoorthy, A. L. Lentine, and L. M. F. Chirovsky, "Optical receivers for optoelectronics VLSI," IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 106-116, Apr. 1996.
5. A. Takai, T. Kato, S. Yamashita, S. Hanatani, Y. Motegi, K. Ito, H. Abe, and H. Kodera, "200-Mb/s/ch 100-m optical subsystem interconnections using 8-channel 1.3-mm laser diode arrays and single-mode fiber arrays," J. Lightwave Technol., vol. 12, pp. 260-270, 1994.
6. Y. Yoshikawa and H. Matsuoka, "Calibration-free parallel optical-interconnection subsystem implemented by a Gb/s-array optical transceiver and one-chip link LSI's (invited)," in Tech. Dig. OC'98, Brugge, Belgium, 1998, pp. 524-527.
7. S. Nishimura, H. Inoue, S. Hanatani, H. Matsuoka, and T. Yokota, "Optical interconnections for the massively parallel computer," IEEE Photon. Technol. Lett., vol. 9, pp. 1029-1031, July 1997.
8. _, "Error-free optical interconnection for the massively parallel computer," IEEE Photon. Technol. Lett., vol. 10, pp. 157-159, Jan. 1997.
9. _, "Synchronized parallel optical interconnection for the massively parallel computer RWC-1 (invited)," in Tech. Dig. OC'98, Brugge, Belgium, 1998, pp. 536-540.
10. T. Yokota, H. Matsuoka, K. Okamoto, H. Hirono, A. Hori, and S. Sakai, "Prototype router for the massively parallel computer RWC-1," in Proc. ICCD-95, 1995, pp. 279-284.
11. S. Sakai, Y. Kodama, and Y. Yamaguchi, "Design and implementation of a circular omega network in the EM-4," Parallel Comput., vol. 19, pp. 125-42, 1993.
12. _, "Reduced interprocessor communication architecture for supporting programming models," in Proc. Conf. Massively Parallel Programming Models, 1993, pp. 134-143.