Optical interconnections for the massively parallel computer

IEEE Photonics Technology Letters

Volumn 9, Issue 7, 1997, Pages 1029-1031

  Nishimura, Shinji ^a,b   Inoue, Hiroaki ^a,b   Hanatani, Shoichi ^b   Matsuoka, Hiroshi ^c   Yokota, Takashi ^c  

^a IEEE   (Japan)

^b HITACHI LTD   (Japan)

^c RWCP Tsukuba Research Center   (Japan)

Author keywords

Computer interfaces; Data communication; Multiprocessor interconection; Optical communication equipment; Optical interconnection; Photodetectors; Semiconductor lasers arrays

Indexed keywords

COMPUTER WORKSTATIONS; INTEGRATED OPTOELECTRONICS; INTERFACES (COMPUTER); OPTICAL CABLES; OPTICAL COMMUNICATION EQUIPMENT; PARALLEL PROCESSING SYSTEMS; PHOTODETECTORS; SEMICONDUCTOR LASERS;

INTEGRATED OPTICAL INTERCONNECT MODULES; MULTIPROCESSOR INTERCONNECTIONS;

OPTICAL INTERCONNECTS;

EID: 0031189136     PISSN: 10411135     EISSN: None     Source Type: Journal    
DOI: 10.1109/68.593389     Document Type: Article

References (9)

1. D. H. Hartman, "Use of guided wave optics for broad level and mainframe level interconnects," in Proc. 41st ECTC, 1991, pp. 463-474.
2. A. Takai T. Kato, S. Yamashita, S. Hanatani, Y. Motegi, K. Ito, and H. Abe, "200-MB/s/ch 100-m optical subsystem interconnections using 8-ch 1.3 mm laser diode arrays and single mode fiber arrays," J. Lightwave Technal., vol. 12, pp. 260-270, 1994.
3. S. Hanatani, A. Takai, H. Abe, Y. Motegi, and H. Kodera, " Fully integrated error-free optical subsystem interconnections," IEEE Denshi Tokyo, no. 32, pp. 194-198, 1993.
4. S. Hanatani, S. Nishimura, and H. Matsuoka, "Optical subsystem interconnections with large throughputs for the massively parallel computer RWC-1," in Proc. OC/PS'96, OWC7, Sendai, Japan, Apr. 1996, pp. 112-113.
5. S. Hanatani, A. Miura, S. Kaneko, A. Oishi, and A. Takai, "12-channel fully-integrated CMOS-interface optical interconnect modules with an operating voltage of +3.3 V," presented at LEOS'96, Boston, MA, Nov. 1996, paper WI5.
6. S. Sakai, H. Matsuoka, K. Okamoto, T. Yokota, and H. Hirono, " Overview of RWC massively parallel computer project," in Proc. '95 RWC Symp., 1995, pp. 111-112.
7. T. Yokota, H. Matsuoka, K. Okamoto, H. Hirono, A. Hori, and S. Sakai, "A prototype router for the massively parallel computer RWC-1," in Pmc. ICCD'95, Austin, TX, Oct. 1995, pp. 279-284.
8. S. Nishimura, H. Inoue, S. Hanatani, H. Matsuoka, and T. Yokota, "Optical interconnections for the massively parallel computer," presented at LEOS'96, Boston, MA, Nov. 1996, paper WI1.
9. Y. Yoshikawa, S. Araki, K. Miyoshi, N. Henmi, Y. Suemura, T. Nagahori. and H. Matsuoka, "Gbyte-class skewless parallel-optical-data-link subsystem," presented at LEOS'96, Boston, MA, Nov. 1996, paper WI2.