Equivalence classes of circuit mutants for experimental design

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 6, Issue , 1999, Pages

  Ghosh, Debabrata ^a   Brglez, Franc ^a  

^a NORTH CAROLINA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT MUTANTS;

ALGORITHMS; BENCHMARKING; COMPUTER AIDED DESIGN; EQUIVALENCE CLASSES; GRAPH THEORY;

INTEGRATED CIRCUIT LAYOUT;

EID: 0032671582     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Article

References (12)

1. F. Brglez and R. Drechsler. Design of Experiments in CAD: Context and New Data Sets for ISCAS'QQ. In IEEE 1999 International Symposium Circuit and Systems - ISCAS'99, May 1999. A reprint also accessible from http:/www.cbl.ncru.~du/publications/Xi999-ISCAS-Brgl~=.
2. Debabrata Ghosh, Nevin Kapur, Justin E. Harlow 111, and Franc Brglee. Synthesis of Wiring Signa1,ure-Invariant Equivalence Class Circuit Mutants and Applications to Benchmarking. In Proceedings, Design Automation and Test m Eumpe, pages 656-663, Feb 1998. A.lso available at http: //www.chl .ncsu.du/publications/#l998-DATE-Oho.h.
3. Michael Hutton, J.P. Grossman, J. Rose and D. Corneil. Characterization and Parametrized Random Generation of Digital Circuits. In Proceedmgs of the 33rd AGM IEE13 Design Automation Conference, June 1996.
4. Michael Hutton, J.P. Grossman, J. Rose and D. Corneil. Generation of Synthetic Sequential Benchmark Circuits. In AGM Symposium on FPGAs, pages 149-155, February 1997. Available from http://www.aacg.toront.edu/-jayar/ puh~fpuha.ht~l.
5. Michael Hutton, J.P. Grossman, J. Rose and D. Corneil. Characterization and Parameterized Random Generation of Combinational Benchmark Circuits. IEEE Trans. Computer-Aided Design, 1999. To appear. Postscript available from http://www.ecg.toronto.sdu/-jayarlpubsfpubs. htm1
6. J. Darnauer and W. Dai. A Method for Generating Random Circuits and its Application to Routability Measurement. In 4th ACM/SIGDA Int'l Symp. on FPGAs, FPGA96, pages 66-72, February 1996.
7. D. Ghosh and F. Brglez. Equivalence Classes of Sequential Circuit Mutants for Experimental Design. Technical Report 1999-TROCBL-02-Ghosh, CBL, CS Dept., NCSU, Box 7550, Raleigh, NC 27695, March 1999. Also available at http: //www.cbl.ncsu.sdu/publicationa/-#1999-TROCBL-OZ-Chosh
8. E.R. Gansner, E. Koutsifios, S.C. North and K.P. Vo. A Technique for Drawing Directed Graphs. IEEE Trans. Software Engg., 19:214-230, 1993.
9. R. Kuinar and F. Brglez. PROP: .A Recursive Paradigm for Area- Efficient and Performance Oriented Partitioning of Large FPISA Netlists. In IEEE International Conference on Computer-Aided Design. pages 644-649,November 1995.
10. K. Kozminski, (Ed.). OASISZ.0 User's Guide. MCNC, Research Triangle Park, N.C. 27709, 1992. (Over 600 pages, distributed to over 60 teaching and research universities worldwide).
11. V. Beta and J. Rose. VPR: A New Packing, Placement and Routing Tool for FPGA Research. In Proceedings of the 7th International Workshop on Fteld-Programmable Logtc, pages 213-222, August 1997. Software and postscript of paper can be downloaded from http://www.aecg.toronto.edu/-=ughn/vp=/vp=.html.
12. G. E. P. Box, W. G. Hunter, and J. S. Hunter. Statistics for experiment: An Introductron to Design DataAnalysis, and Model Building. John Wiley & Sons, 1978.