System demonstration of a superconducting communication system

IEEE Transactions on Applied Superconductivity

Volumn 9, Issue 2 PART 3, 1999, Pages 2975-2980

  Yorozu, Shinichi ^a  

^a NEC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL COMMUNICATION SYSTEMS; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; PACKET SWITCHING; PARALLEL PROCESSING SYSTEMS; PERSONAL COMPUTERS; SOFTWARE PROTOTYPING; SWITCHING CIRCUITS; USER INTERFACES;

INTERCONNECTION CHIP; SUPERCONDUCTING DIGITAL COMMUNICATION SYSTEM; SUPERCONDUCTING SWITCHING CORE CIRCUITS;

SUPERCONDUCTING DEVICES;

EID: 0032659519     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/77.783654     Document Type: Article

References (15)

1. G. Gao, K. Likharev, P. Messina, and T. Sterling, Hybrid technology multithreaded architecture", in Proc. Frontiers '96, (Annapolis, MD), p. 98-105, 1996.
2. N. Dubash, V. Borzenets, Y. Zhang, V. Kaplunenko, J. Spargo, A. Smith, and T. van Duzer, System Demonstration of Multi-Gigabit Network Switch", Extended Abstracts of 6th International Superconductive Electronics Conference (ISEC'97), p. 31-33, 1997.
3. A. Worsham, A. Miklich, D. Miller, J. Kang, J. Przybysz, Single Flux Quantum Circuits for 2.5 Gbps Data Switching", IEEE Trans. Appi Superconductivity, vol. 7, p. 2476-2479, 1997.
4. M. Hosoya, W. Hioe, S. Kominami, H. Nagaishi, and T. Nishino, 3.5GHz operation of a Superconducting Packet Switch Element", IEEE Trans. Appl. Superconductivity, vol. 6, p. 172-177, 1996.
5. S. Yorozu, Y. Hashimoto, H. Numata, M. Koike, and S. Tahara, Full Operation of a Switching Node Circuit for Superconducting Ring Network", Extended Abstracts of 6th International Superconductive Electronics Conference (ISEC'97), p. 28-30, 1997.
6. H. Matsuoka and S. Tahara, Superconductive Network Systems", TECHNICAL REPORT OF IEICE, SCE92-44, p. 43-48, 1992.
7. K. Likharev, and V. Semenov, RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems", IEEE Trans, on Appl. Superconductivity, vol. 1, p.3-28, 1991.
8. "1C Station", Mentor Graphics, supplied from Mentor graphics Japan.
9. "SaberDesigner" by Analogy, Inc., supplied from ITOCHU TECHNO-SCIENCE Corporation, Japan.
10. S. Yorozu, Y. Hashimoto, H. Numata, and S. Tahara, Full Operation of Three-Node Pipeline-Ring Switching Chip for Superconducting Network System", submitted to IEEE Trans. Appl. Superconductivity.
11. S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, A 380ps, 9.5mW Josephson 4-Kbit RAM Operated at a High Bit Yield", IEEE Trans. Appl Superconductivity, vol. 5, p.2447-2452, 1995.
12. Y. Hashimoto, S. Yorozu, H. Numata, and S. Tahara, Clockdriven On-chip Testing for Superconductor Logic Circuits", submitted to IEEE Trans. Appl. Superconductivity.
13. Collaborated with OA Laboratory Co., Ltd.. [14] R&K Corporation, Shizuoka, Japan.
14. Motorola data book.
15. Supplied from Kyocera Corporation, Japan.