Synthesis of low-power CMOS circuits using hybrid topologies

Integration, the VLSI Journal

Volumn 27, Issue 2, 1999, Pages 143-163

  Gallant, Michael ^a   Al Khalili, Dhamin ^b  

^a APPLE INC   (United States)

^b ROYAL MILITARY COLLEGE OF CANADA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ELECTRIC NETWORK SYNTHESIS; ELECTRIC NETWORK TOPOLOGY; FORMAL LOGIC; MATHEMATICAL MODELS; OPTIMIZATION;

PASS LOGIC;

CMOS INTEGRATED CIRCUITS;

EID: 0032645034     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9260(99)00004-8     Document Type: Article

References (21)

1. W. Lee, U. Ko, P.T. Balsara, A comparative study on CMOS digital circuit families for low power applications, IWLPD'94 Workshop Proceedings, 1994, pp. 129-142.
2. I.S. Abu-Khater, R. Yan, A. Bellaouar, M. Elmasry, A 1-V low power high performance 32 bit conditional sum adder, IEEE Symp. on Low Power, 1994, pp. 66-67.
3. H. Chikata, K. Rikino et al., Pass transistor/CMOS collaborated logic: the best of both worlds, 1997 Symposium on VLSI Circuits, Digest of Technical Papers, 1997.
4. Rikino K., Sasaki Y.et al. Top-down transistor logic design. IEEE J. Solid State Circuits. 31:1996;792.
5. Canadian Microelectronics Corporation Design Kit V1.0 for CMOSIS5 Process, 1997.
6. K. Chaudhary, M. Pedram, A near optimal algorithm for technology mapping minimizing area under delay constraints, Proceedings of the 29th ACM/IEEE Design Automation Conference, 1992.
7. G. Jassen, documentation files included with BDD package form Technical University of Eidenhoven, Netherlands, 1997.
8. S. Yang, Logic synthesis optimization benchmarks user guide version 3.0, Microelectronics Center of North Carolina International Workshop on Logic Synthesis, 1991.
9. Aho A., Kernighan B., Weingerger P. The AWK Programming Language. 1988;Addison-Wesley Publishing Company, Reading, MA.
10. Bellaouar A., Elmasry M.I. Low Power Digital Design: Circuit and Systems. 1995;Kluwer Academic Publishers, Norwell, MA.
11. Brdensen R.W., Chandrakasan A.P. Low Power Digital CMOS Design. 1995;Kluwer Academic Publishers, Norwell, MA.
12. K. Bruce, R. Bryant, R. Rudely, Efficient implementation of a BDD package, Proceedings of the 27th ACM/IEEE Design Automation Conference, 1990.
13. Bryant R. Graph based algorithms for boolean function manipulation. IEEE Trans. Comput. vol. C-35:1986;677.
14. H. Chikata, K. Rikino et al., Multi-level pass transistor logic for low power ULSI, IEEE Symposium on Low power Electronics, 1995.
15. A. Despain, M. Pradam, C. Tsui, Technology decomposition and mapping targeting low power dissipation, Proceedings of the 30th Design Automation Conference, 1993.
16. E. Detjens, G. Gannot et al., Technology mapping in MIS, Proceedings of the IEEE International Conference on Computer Aided Design, 1987.
17. Fang S., Feng W., Wang J. New efficient design for XOR and XNOR functions on the transistor level. IEEE J. Solid State Circuit. 29:1994;780.
18. A. Ghosh, S. Devadas et al., Estimation of average switching activity in combinational and sequential circuits, Proceedings of the 29th ACM/IEEE Design Automation Conference, 1992.
19. Hara H., Parameswar A., Sakurai T. A swing restored pass-transistor logic based multiply and accumulate circuits for multimedia application. IEEE J. Solid State Circuits. 31:1996;804.
20. K. Keutzer, DAGON: technology binding and local optimization by DAG matching, Proceedings of the 24th of the ACMIEEE Design Automation Conference, 1987.
21. F. Najm, Transition density, a stochastic measure of activity in digital circuits, Proceedings of the 28th ACM/IEEE Design Automation Conference, 1991.