A single-chip 2.4-Gb/s CMOS optical receiver IC with low substrate cross-talk preamplifier

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 12, 1998, Pages 2148-2153

  Tanabe, Akira ^a,b,c,d   Soda, Masaaki ^a,e,f   Nakahara, Yasushi ^a,d,g   Tamura, Takao ^a,d,h,i   Yoshida, Kazuyoshi ^a,d,j   Furukawa, Akio ^a,k  

^a NEC CORPORATION   (Japan)

^b KYOTO UNIVERSITY   (Japan)

^c Telecommunications Advancement Organization of Japan   (Japan)

^d JAPAN SOCIETY OF APPLIED PHYSICS   (Japan)

^e KYUSHU UNIVERSITY   (Japan)

^f Institute of Electronics   (Japan)

^g KEIO UNIVERSITY   (Japan)

^h OSAKA UNIVERSITY   (Japan)

ⁱ ULSI Device Development Laboratories   (Japan)

^j TOKYO UNIVERSITY OF AGRICULTURE AND TECHNOLOGY   (Japan)

^k UNIVERSITY OF TOKYO   (Japan)

more..

Author keywords

Analog digital mixed circuit; CMOS; Cross talk; Optical communication

Indexed keywords

AMPLIFIERS (ELECTRONIC); BIPOLAR INTEGRATED CIRCUITS; CROSSTALK; DIGITAL TO ANALOG CONVERSION; FIELD EFFECT TRANSISTORS; GAIN CONTROL; MULTIPLEXING EQUIPMENT; OPTICAL COMMUNICATION; PHASE LOCKED LOOPS;

ANALOG DIGITAL MIXED CIRCUIT; OPTICAL RECEIVER;

CMOS INTEGRATED CIRCUITS;

EID: 0032307849     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.735558     Document Type: Article

References (8)

1. M. Kurisu, M. Kaneko, T. Suzaki, A. Tanabe, M. Togo, A. Furukawa, T. Tamura, K. Nakajima, and K. Yashida, "2.8 Gb/s 176 mW byte-interleaved and 3.0 Gb/s 118 mW bit-interleaved 8:1 multiplexers," in ISSCC Dig. Tech. Papers, 1996, p. 122.
2. A. Tanabe, M. Togo, M. Soda, H. Tezuka, T. Suzki, A. Furukawa, and K. Emura, "High performance CMOS for GHz communication IC," in Symp. VLSI Technology Dig. Tech. Papers, 1996, p. 134.
3. M. Soda, H. Tezuka, S. Shioiri, A. Tanabe, A. Furukawa, and K. Emura, "A 2.4 Gb/s CMOS clock recovering 1:8 demultiplexer," in Symp. VLSI Technology Dig Tech. Papers, 1997, p. 69.
4. A. Tanabe, K. Takeuchi, T. Yamamoto, T. Matsuki, T. Kunio, M. Fukuma, K. Nakajima, N. Aizaki, H. Miyamoto, and E. Ikawa, "0.15 μm CMOS devices with reduced junction capacitance," IEICE Trans. Electron., vol. E78-C, no. 3, p. 267, Mar. 1995.
5. S. D. Personik, "Receiver design for optical liber systems," Proc. IEEE, vol. 65, p. 1670, Dec. 1997.
6. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Ciecuits, 2nd ed. New York: Wiley, 1984, ch. 3.
7. H. Khorramabadi, L. D. Tzeng, and M. J. Tarsia, "A 1.06 Gb/s-41 dbm to 0 dbm BiCMOS optical preamplifier featuring adaptive transimpedance," in ISSCC Dig. Tech. Papers, 1995, p. 54.
8. M. Soda, T Suzaki, T. Morikawa, H. Tezuka, C. Ogawa, S. Fujita, H. Takemura, and T. Tashiro, "A Si bipolar chip set for 10 Gb/s optical receiver," in ISSCC Dig. Tech. Papers, 1992, p. 100.