|
Volumn E81-A, Issue 12, 1998, Pages 2515-2520
|
Timing verification of sequential logic circuits based on controlled multi-clock path analysis
a a a a |
Author keywords
False path; Maximum delay analysis; Multiple clock operation; Timing verification
|
Indexed keywords
ELECTRIC NETWORK ANALYSIS;
OPTIMIZATION;
TIMING CIRCUITS;
CONTROLLED MULTI-CLOCK PATH ANALYSIS;
MAXIMUM DELAY ANALYSIS;
TIMING VERIFICATION;
SEQUENTIAL CIRCUITS;
|
EID: 0032305823
PISSN: 09168508
EISSN: None
Source Type: Journal
DOI: None Document Type: Article |
Times cited : (2)
|
References (8)
|