메뉴 건너뛰기




Volumn E81-A, Issue 12, 1998, Pages 2515-2520

Timing verification of sequential logic circuits based on controlled multi-clock path analysis

Author keywords

False path; Maximum delay analysis; Multiple clock operation; Timing verification

Indexed keywords

ELECTRIC NETWORK ANALYSIS; OPTIMIZATION; TIMING CIRCUITS;

EID: 0032305823     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article
Times cited : (2)

References (8)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.