Design and analysis of asynchronous adders

IEE Proceedings: Computers and Digital Techniques

Volumn 145, Issue 1, 1998, Pages 1-7

  Johnson, D ^a   Akella, V ^a  

^a Davis   (United States)

Author keywords

Asynchronous adders; Asynchronous pipelines; Carry propagation chains; Data dependent computation delay

Indexed keywords

ASYNCHRONOUS MACHINERY; DATA TRANSFER; DELAY CIRCUITS; DESIGN; GATEWAYS (COMPUTER NETWORKS); PERFORMANCE;

ASYNCHRONOUS ADDERS;

ADDERS;

EID: 0031707557     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19981770     Document Type: Article

References (11)

1. BURKS, A.W., GOLDST1NE, H.H., and VON NEUMANN, J.: 'Preliminary discussion of the logical design of an electronic computing instrument', Institute of Advanced Study, Princeton, NJ, 1946. Also available in TAUB, A.H., Ed.:'Collected works of John von Neumann' (Macmillan, New York, 1963), vol. 5, pp. 34-79
2. REITWIESNER, G.W.: 'The determination of carry propagation length for binary addition', IRE Trans., 1960, EC-9, pp. 35-38
3. SUTHERLAND, I.E.: 'Micropipelines', Commun. ACM, 1989, 32, (6), pp. 720-738
4. SEITZ, C.L.: 'System timing' in MEAD, C.A., and CONWAY, L. (Eds.): 'An introduction to VLSI systems' (Addison-Wesley, 1980), pp. 218-262
5. FURBER, S.: 'Computing without clocks: micropipelining the ARM processor' in BIRT\VISTLE, G., and DAVIS, A. (Eds.): 'Asynchronous Dieital circuit desien' (Springer-Verlag, 1995)
6. HELLER, L.G., and GRIFFIN, W.R.: 'Cascode voltage switch logic: a differential CMOS logic family' IEEE ISSC Digest Technical Papers, 1984
7. MARTIN, A.J.: 'Asynchronous datapaths and the design of an asynchronous adder', Formal Meth. Syst. Des., 1992, l, (1), pp. 119-137
8. GARSIDE, J.D.: 'A CMOS VLSI implementation of an asynchronous ALU' Proceedings of the IFIP conference on Asynchronous design methodologies, Manchester, UK, 1993
9. FRANKLIN, M.A., and PAN, T.: ' and, 'Performance comparison of asynchronous adders' Proceedings IEEE international symposium on Advanced research in asynchronous circuits and systems, ASYNC-94, Salt Lake City, Utah, 1994, pp. 117-125
10. KINNIMENT, D.J., GARSIDE, J.D., and GAO, B.: 'A comparison of power consumption in some CMOS adder circuits' PATMOS'95: 5th international workshop, Power and timing modeling, optimization and simulation, Germany, 1995
11. RENAUDIN, M., and EL HASSAN, B.: 'The design of fast asynchronous adder structures and their implementation using DCVS logic' Proceedings of the 1994 IEEE international symposium on Circuits and systems, 1994, Vol. 4, pp. 291-294