-
1
-
-
33746020734
-
-
'Collected works of John von Neumann' (Macmillan, New York, 1963), vol. 5, pp. 34-79
-
BURKS, A.W., GOLDST1NE, H.H., and VON NEUMANN, J.: 'Preliminary discussion of the logical design of an electronic computing instrument', Institute of Advanced Study, Princeton, NJ, 1946. Also available in TAUB, A.H., Ed.:'Collected works of John von Neumann' (Macmillan, New York, 1963), vol. 5, pp. 34-79
-
'Preliminary Discussion of the Logical Design of An Electronic Computing Instrument', Institute of Advanced Study, Princeton, NJ, 1946. Also Available in TAUB, A.H., Ed.
-
-
Burks, A.W.1
Goldstne, H.H.2
Von Neumann, J.3
-
2
-
-
0008443471
-
-
REITWIESNER, G.W.: 'The determination of carry propagation length for binary addition', IRE Trans., 1960, EC-9, pp. 35-38
-
'The Determination of Carry Propagation Length for Binary Addition', IRE Trans., 1960, EC-9, Pp. 35-38
-
-
Reitwiesner, G.W.1
-
3
-
-
0024683698
-
-
SUTHERLAND, I.E.: 'Micropipelines', Commun. ACM, 1989, 32, (6), pp. 720-738
-
'Micropipelines', Commun. ACM, 1989, 32, (6), Pp. 720-738
-
-
Sutherland, I.E.1
-
4
-
-
33745987540
-
-
'An introduction to VLSI systems' (Addison-Wesley, 1980), pp. 218-262
-
SEITZ, C.L.: 'System timing' in MEAD, C.A., and CONWAY, L. (Eds.): 'An introduction to VLSI systems' (Addison-Wesley, 1980), pp. 218-262
-
'System Timing' in MEAD, C.A., and CONWAY, L. (Eds.)
-
-
Seitz, C.L.1
-
5
-
-
33746001333
-
-
'Asynchronous Dieital circuit desien' (Springer-Verlag, 1995)
-
FURBER, S.: 'Computing without clocks: micropipelining the ARM processor' in BIRT\VISTLE, G., and DAVIS, A. (Eds.): 'Asynchronous Dieital circuit desien' (Springer-Verlag, 1995)
-
'Computing Without Clocks: Micropipelining the ARM Processor' in BIRT\VISTLE, G., and DAVIS, A. (Eds.)
-
-
Furber, S.1
-
7
-
-
34249834238
-
-
MARTIN, A.J.: 'Asynchronous datapaths and the design of an asynchronous adder', Formal Meth. Syst. Des., 1992, l, (1), pp. 119-137
-
'Asynchronous Datapaths and the Design of An Asynchronous Adder', Formal Meth. Syst. Des., 1992, L, (1), Pp. 119-137
-
-
Martin, A.J.1
-
8
-
-
33745979106
-
-
Proceedings of the IFIP conference on Asynchronous design methodologies, Manchester, UK, 1993
-
GARSIDE, J.D.: 'A CMOS VLSI implementation of an asynchronous ALU' Proceedings of the IFIP conference on Asynchronous design methodologies, Manchester, UK, 1993
-
'A CMOS VLSI Implementation of An Asynchronous ALU'
-
-
Garside, J.D.1
-
9
-
-
0028743583
-
-
Proceedings IEEE international symposium on Advanced research in asynchronous circuits and systems, ASYNC-94, Salt Lake City, Utah, 1994, pp. 117-125
-
FRANKLIN, M.A., and PAN, T.: ' and, 'Performance comparison of asynchronous adders' Proceedings IEEE international symposium on Advanced research in asynchronous circuits and systems, ASYNC-94, Salt Lake City, Utah, 1994, pp. 117-125
-
' And, 'Performance Comparison of Asynchronous Adders'
-
-
Franklin, M.A.1
Pan, T.2
-
10
-
-
33746015909
-
-
PATMOS'95: 5th international workshop, Power and timing modeling, optimization and simulation, Germany, 1995
-
KINNIMENT, D.J., GARSIDE, J.D., and GAO, B.: 'A comparison of power consumption in some CMOS adder circuits' PATMOS'95: 5th international workshop, Power and timing modeling, optimization and simulation, Germany, 1995
-
'A Comparison of Power Consumption in Some CMOS Adder Circuits'
-
-
Kinniment, D.J.1
Garside, J.D.2
Gao, B.3
-
11
-
-
0028581627
-
-
Proceedings of the 1994 IEEE international symposium on Circuits and systems, 1994, Vol. 4, pp. 291-294
-
RENAUDIN, M., and EL HASSAN, B.: 'The design of fast asynchronous adder structures and their implementation using DCVS logic' Proceedings of the 1994 IEEE international symposium on Circuits and systems, 1994, Vol. 4, pp. 291-294
-
'The Design of Fast Asynchronous Adder Structures and Their Implementation Using DCVS Logic'
-
-
Renaudin, M.1
Elhassan, B.2
|