A low-power, voice-controlled, H.263 video decoder for portable applications

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 11, 1998, Pages 1810-1818

  Bolcioni, Luca ^a   Borgatti, Michele ^a   Felici, Marco ^a   Rambaldi, Roberto ^a   Guerrieri, Roberto ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

CMOS digital integrated circuits; Discrete cosine transforms; Low power circuits; Low voltage circuits; Speech recognition; Video signal processing

Indexed keywords

CMOS INTEGRATED CIRCUITS; COSINE TRANSFORMS; DECODING; IMAGE ANALYSIS; SPEECH RECOGNITION; VIDEO SIGNAL PROCESSING;

DISCRETE COSINE TRANSFORMS (DCT); VIDEO DECODING SYSTEMS;

MICROPROCESSOR CHIPS;

EID: 0032203876     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.726582     Document Type: Article

References (16)

1. "Line transmissian of non telephone signals: Video coding for low bitrate communication," International Telecommunication Union, Geneva, Switzerland, ITU-T Rec. H.263, 1996.
2. D. Le Gall, "MPEG: A video compression standard for multimedia applications," Commun ACM, vol. 34, no. 4, pp. 46-58, Apr. 1991.
3. H. Yasuda, "Multimedia impact on devices in the 21st century," in ISSCC Dig. Tech. Papers, Feb. 1997.
4. H. Igura, S. Narita, Y. Naito, K. Kazama, I. Kuroda, M. Motomura, and M. Yamashina, "An 800MOPS 110mW 1.5V parallel DSP for mobile multimedia processing," in ISSCC Dig. Tech. Papers, Feb. 1998.
5. J. Golton, "Single-chip H.324 videoconferencing," IEEE Micro Mag., pp. 21-33, Aug. 1996.
6. M. H. Miki, G. Fujita, T. Onoye, and I. Shirakawa, "Low-power H.263 video CoDec dedicated to mobile computing," in Proc. ISLPED'97, 1997.
7. M. Takahashi, M. Hamada, T. Nishikawa, H. Arakida, Y. Tsuboi, T.Fujita, F. Hatori, S.-Mita, K. Suzuki, A. Chiba, T. Terazawa, F. Sano, Y. Watanabe, H. Momose, K. Usami, M. Igarashi, T. Ishikawa, M. Kanazawa, T. Kuroda, T. Furuyama, "A 60mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme," in ISSCC Dig. Tech. Papers. Feb. 1998.
8. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power digital CMOS design," IEEE J. Solid-State Circuits, vol. 27, pp. 473-484, Apr. 1992.
9. M. Borgatti, M. Felici, A. Ferrari, and R. Guerrieri, "A 1V, 25μW speech recognizer for portable systems," in Proc. IEEE Custom Integrated Circuits Conf., Santa Clara, CA, May 1998, pp. 135-138.
10. K. R. Rao and P. Yip, Discrete Cosine Transform: Algorithms, Advantages, Applications. San Diego, CA: Academic, 1990.
11. B. G. Lee, "A new algorithrn to compute the discrete cosine transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-32, pp. 1243-1245. Dec. 1984.
12. N. I. Cho, I D. Yun, and S. U. Lee, "On the regular structure of the fast 2-D DCT algorithm," IEEE Trans. Circuits Syst. II, vol. 40, pp. 259-266, Apr. 1992.
13. C. Loeffler, A. Ligtenberg, and G. Moschytz, "Practical, fast 1-D DCT algorithm with 11 multiplications," in Proc. ICASSP'89, 1989, pp. 988-491.
14. R. Rambaldi, A. Uguzzoni, and R. Guerrieri,"A 35 μ W 1.1V gate array 8×8 IDCT processor for video-telephony," in Proc. ICASSP'98, 1998, pp. 2993-2996.
15. D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," IEEE J. Solid-State Circuits, vol. 29, pp. 663-670, June 1994.
16. C. L. Portmann and T. H. Y. Meng, Metastability in CMOS library elements in reduced supply and technology scaled applications," IEEE J. Solid-Stale Circuits, vol. 30, pp. 39-46, Jan. 1995.