메뉴 건너뛰기




Volumn 19, Issue 9, 1998, Pages 326-328

Schottky-clamped NMOS transistors implemented in a conventional 0.8-μm CMOS process

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; CURRENT VOLTAGE CHARACTERISTICS; SCHOTTKY BARRIER DIODES; SEMICONDUCTOR DEVICE MANUFACTURE; SEMICONDUCTOR DEVICE STRUCTURES; SEMICONDUCTOR JUNCTIONS;

EID: 0032165286     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/55.709629     Document Type: Article
Times cited : (11)

References (9)
  • 3
    • 84939180950 scopus 로고
    • SB-IGFET: An insulated-gate field-effect transistor using Schottky Barrier contacts as source and drain
    • M. P. Lepselter and S. M. Sze, "SB-IGFET: An insulated-gate field-effect transistor using Schottky Barrier contacts as source and drain," Proc. IEEE, vol. 56, pp. 1400-1402, 1968.
    • (1968) Proc. IEEE , vol.56 , pp. 1400-1402
    • Lepselter, M.P.1    Sze, S.M.2
  • 5
    • 0031187598 scopus 로고    scopus 로고
    • Metal-oxide semiconductor field-effect transistors using Schottky Barrier Drains (SBDR)
    • F.-J. Huang and K. K. O. "Metal-oxide semiconductor field-effect transistors using Schottky Barrier Drains (SBDR)," Electron. Lett., vol. 33, no. 15, pp. 1341-1342, 1997.
    • (1997) Electron. Lett. , vol.33 , Issue.15 , pp. 1341-1342
    • Huang, F.-J.1    O., K.K.2
  • 6
    • 36849107270 scopus 로고
    • Surface effects on metal-silicon contacts
    • A. Y. C. Yu and E. H. Snow, "Surface effects on metal-silicon contacts," J. Appl. Phys., vol. 39, no. 7, pp. 3008-3016, 1968.
    • (1968) J. Appl. Phys. , vol.39 , Issue.7 , pp. 3008-3016
    • Yu, A.Y.C.1    Snow, E.H.2
  • 7
    • 84944817348 scopus 로고
    • Silicon Schottky Barrier diode with near-ideal I-V characteristics
    • M. P. Lepselter and S. M. Sze, "Silicon Schottky Barrier diode with near-ideal I-V characteristics," Bell Syts. Tech. J., vol. 47, pp. 195-208, 1968.
    • (1968) Bell Syts. Tech. J. , vol.47 , pp. 195-208
    • Lepselter, M.P.1    Sze, S.M.2
  • 8
    • 0025680220 scopus 로고
    • A manufacturable 2.0-micron pitch three-level-metal interconnect process for high performance 0.8-micron CMOS technology
    • June
    • S. Peng et al., "A manufacturable 2.0-micron pitch three-level-metal interconnect process for high performance 0.8-micron CMOS technology," in Proc. Symp. VLSI Tech., June 1990, pp. 25-26.
    • (1990) Proc. Symp. VLSI Tech. , pp. 25-26
    • Peng, S.1
  • 9
    • 0023603922 scopus 로고
    • A 0.8-μm CMOS technology for high performance logic applications
    • R. A. Chapman et al., "A 0.8-μm CMOS technology for high performance logic applications," in IEDM Tech. Dig., pp. 362-365, 1987.
    • (1987) IEDM Tech. Dig. , pp. 362-365
    • Chapman, R.A.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.