Soft-core processor architecture for embedded system design

IEICE Transactions on Electronics

Volumn E81-C, Issue 9, 1998, Pages 1416-1422

  Nurprasetyo, Eko Fajar ^a   Inoue, Akihiko ^a   Tomiyama, Hiroyuki ^a   Yasuura, Hiroto ^a  

^a KYUSHU UNIVERSITY   (Japan)

Author keywords

Datapath width; Memory; Scalable processor

Indexed keywords

COMPUTER ARCHITECTURE; MICROPROCESSOR CHIPS;

SOFT-CORE PROCESSORS;

EMBEDDED SYSTEMS;

EID: 0032156402     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (11)

1. R.K. Gupta, Co-Synthesis of Hardware and Software for Digital Embedded System, Kluwer Academic Publishers, Boston, MA, 1995.
2. J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, Inc., 1996.
3. Y. Honma, M. Imai, A. Shiomi, and N. Hikichi, Register count optimization in application spécifie integrated processors, Proc. of Asia Pacific Conf. on Hardware Description Languages, pp.263-266, 1994.
4. I.-J. Huang and A.M. Despain, Synthesis of application specific instruction set, IEEE Trans. CAD/ICAS, vol.14, no.6, pp.663-675, June 1995.
5. J. Sato, A.Y. Alomary, Y. Honma, T. Nakata, A. Shiomi, N. Hikichi, and M. Imai, PEAS-I: A hardware/software codesign system for ASIP development, IEICE Trans. Fundamentals, vol.E77-A, no.3, pp.483-491, March 1994.
6. B. Shackleford, M.Yasuda, E. Okushi, H. Koizumi, H. Tomiyama, A. Inoue, and H. Yasuura, Embedded system cost optimization via data path width adjustment, IEICE Trans. Inf. & Syst., vol.E80-D, no.10, pp.974-981, Oct. 1997.
7. B. Shackleford, M. Yasuda, E. Okushi, H. Koizumi, H. Tomiyama, and H. Yasuura, Satsuki: An integrated processor synthesis and compiler generation system, IEICE Trans. Inf. & Syst., vol.E79-D, no.10, pp.1373-1381, Oct. 1996.
8. Synopsys Inc., Design Compiler Reference Manual, 1997.
9. W.H. Wolf, Hardware-software co-design of embedded systems, Proc. IEEE, vol.82, pp.967-989, July 1994.
10. H. Yasuura, H. Tomiyama, A. Inoue, and F.N. Eko, Embedded system design using soft-core processor and ValenC, Proc. of Asia Pacific Conf. on Hardware Description Languages, pp.121-130, 1997.
11. J. Ziv and A. Lempel, A universal algorithm for sequential data compression, IEEE Trans. Inf. Theory, vol.IT-23, no.3, pp.337-343, May 1977.