Hardwaro–Software Co Design of Embedded Systems

Proceedings of the IEEE

Volumn 82, Issue 7, 1994, Pages 967-989

  Wolf, Wayne H ^a  

^a PRINCETON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; COMPUTERS; COSTS; MICROCOMPUTERS; PERFORMANCE; SYSTEMS ANALYSIS;

EMBEDDED COMPUTER SYSTEM; HARDWARE SOFTWARE CODESIGN; SOFTWARE RUNNING;

COMPUTER SYSTEMS;

EID: 0028464667     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/5.293155     Document Type: Article

References (102)

1. T. L. Adam, K. M. Chandy, and J. R. Dickson, “A comparison of list schedules for parallel processing systems,” Commun. ACM, vol. 17, no. 2, pp. 685–690, Dec. 1974.
2. A. V. Aho, R. Sethi, and J. D. Ullman, Compilers: Priniciples, Techniques and Tools. Reading, MA: Addison-Wesley, 1986.
3. “GPS: When to buy?,” Aviation Consumer, pp. 12–13, Apr. 1, 1993.
4. R. A. Ballance, A. B. Maccabe, and K. J. Ottenstein, “The program dependence web: A representation supporting control, data and demand-driven interpretation of imperative languages,” in Proc. ACM SIGPLAN'90 Conf. on Programming Language Design and Implementation, pp. 257–271, 1990.
5. A. Benveniste and G. Berry, “The synchronous approach to reactive and real-time systems,” Proc. IEEE, vol. 79, no. 9, pp. 1270–1282, Sept. 1991.
6. F. Boussinot and R. de Simone, “The Esterel language,” Proc. IEEE, vol. 79, no. 9, pp. 1293–1304, Sept. 1991.
7. F. Brooks, The Mythical Man-Month. Reading, MA: Addison-Wesley, Wesley, 1975.
8. K. Buchenrieder and C. Veith, “CODES: A practical concurrent design environment,” presented at the 1992 ACM/IEEE Int. Workshop on Hardware-Software Co Design, Estes Park CO, Oct. 1993.
9. J. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, “Ptolemy: A platform for heterogeneous simulation and prototyping,” in Proc. 1991 European Simulation Conf., June, 1991.
10. M. Burke, “An interval-based approach to exhaustive and incremental interprocedural data-flow analysis,” ACM Trans. Programming Languages and Systems, vol. 12, no 3, pp. 341–395, July, 1990.
11. M. Chiodo and A. Sangiovanni-Vincentelli, “Design methods for reactive real-time systems Co Design,” presented at the 1992 ACM/IEEE Int. Workshop on Hardware-Software Co Design, Estes Park CO, Oct. 1993.
12. M. Chiodo, P. Giusto, A. Jurecska, M. Marelli, L. Lavagno, H. Hsieh, and A. Sangiovanni-Vincentelli, “A formal specification model for hardware/software codesign,” presented at the Int. Workshop on Hardware Software Co Design, Cambridge MA, Oct. 1993.
13. P. Chou, R. Ortega, and G. Borriello, “Synthesis of the hardware/software interface in microcontroller-based systems,” in Proc. ICCAD-92. IEEE Computer Society Press, 1992, pp. 488–495.
14. W. W. Chu and L. M. T. Tan, “Task allocation and precedence relations for distributed real-time systems,” IEEE Trans. Comput., vol. C-36, no. 6, 667–679, June 1987.
15. W. W. Chu, L. J. Holloway, M.-T. Lan, and K. Efe, “Task allocation in distributed data processing,” IEEE Computer, pp. 57–69, Nov. 1980.
16. M. A. Cusumano, Japan's Software Factories: A Challenge to U.S. Management. Oxford, UK: Oxford Univ. Press, 1991.
17. R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck, “An efficient method of computing static single assignment form,” SIGPLAN Notices, 1989; from 1989 ACM Principles of Programming Languages Conf.
18. J. G. D'Ambrosio, S. Hu, and A. Tang, “The role of analysis in hardware/software codesign,” presented at the 1993 ACM/IEEE Int. Workshop on Hardware-Software Co Design, Cambridge MA, Oct. 1993.
19. B. Dasarathy and M. Feridun, “Task allocation problems in the synthesis of distributed real-time systems,” in Proc. IEEE 1984 Real-Time Systems Symp., pp. 135–144, 1984.
20. J. V. D'Anniballe and P. J. Koopman, Jr., “Towards execution models of distributed systems: A case study of elevator design,” presented at the 1993 ACM/IEEE Int. Workshop on Hardware-Software Software Co Design, Cambridge MA, Oct. 1993.
21. A. M. Davis, Software Requirements: Analysis and Specification. Englewood Cliffs, NJ: Prentice Hall, 1990.
22. G. De Micheli, Synthesis of Digital Circuits. New York: McGraw-Hill, 1994.
23. M. Dorfman and R. H. Thayer, Standards, Guidelines, and Examples on System and Software Requirements Engineering. IEEE Computer Society Press, 1990.
24. P. Ein-Dor and J. Feldmesser, “Attributes of the performance of central processing units: A relative performance prediction model,” Commun. ACM, vol. 30, no. 4, pp. 308–317, Apr. 1987.
25. H. El-Rewini and T. G. Lewis, “Scheduling parallel program tasks onto arbitrary target machines,” J. Parallel Distrib. Camput., put., vol. 9, pp. 138–153, 1990
26. R. Emst, J. Henkel, and Th. Benner, “Hardware-software co synthesis synthesis for micro controllers,” IEEE Des. & Test of Comput., vol. 10, no. 4, pp. 64–75, Dec. 1993.
27. E. B. Fernandez and B. Bussell, “Bounds on the number of processors and time for multiprocessor optimal schedules,” IEEE Trans. Comput., vol. C-22, no. 8, pp. 745–751, Aug. 1973.
28. J. Ferrante, K. J. Ottenstein, and J. D. Warren, “The program dependence graph and its use in optimization,” ACM Trans. Programm. Languages Syst., vol. 9, no. 3, pp. 319–349, July 1987.
29. D. Gajski, N. Dutt, A. Wu, and S. Lin, High-Level Synthesis: Introduction to Chip and System Design. Norwell, MA: Kluwer, 1992.
30. N. Gehani and K. Ramamritham, “Real-time concurrent C: A language for programming dynamic real-time systems,” J. Real-Time Syst., vol. 3, no. 4, pp. 377–405, Dec. 1991.
31. P. Gopinath and R. Gupta, “Applying compiler techniques to scheduling in real-time systems,” in Proc. 1990 IEEE Real-Time Systems Symp., pp. 247–256, 1990.
32. A. P. Gupta, W. P. Birmingham, and D. P. Siewiorek, “Automating the design of computer systems,” IEEE Trans. CAD/ICAS, vo. 12, no. 4, pp. 473-487. Apr. 1993.
33. R. K. Gupta and G. De Micheli, “Hardware-software cosynthesis sis for digital systems,” IEEE Des. & Test Comput., vol. 10, no. 3, pp. 29–41, Sept. 1993.
34. D. Harel, “Statecharts: A visual formalism for complex systems,” Sci. of Comput. Progr., vol. 8, pp. 231-274, 1987.
35. D. Harel, H. Lachover, A. Naamad, A. Pnueli, M. Politi, R. Sherman, A. Shtull-Trauring, and M. Trakhtenbrot, “STATEMATE: ATE: A working environment for the development of complex reactive systems,” IEEE Trans. Software Eng., vol. 16, no. 4, 403–414, 1990.
36. D. J. Hatley and I. A. Pirbhai, Strategies for Real-Time System Specification. Dorset House, 1988.
37. M. S. Haworth, W. P. Birmingham, and D. E. Haworth, “Optimal part selection,” IEEE Trans. CAD/ICAS, vol. 12, no. 10, pp. 1611–1617, Oct. 1993.
38. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach. Morgan Kaufman Pub. 1990.
39. C. A. R. Hoare, Communicating Sequential Processes. Engle wood Cliffs, NJ: Prentice-Hall, 1985.
40. C. E. Houstis, “Module allocation of real-time applications to distributed systems,” IEEE Trans. Software Eng., vol. 16, no. 7, pp. 699–709, July 1990.
41. J. P. Huang, “Modeling of software partition for distributed real-time applications,” IEEE Trans. Software Eng., vol. SE-11, no. 10, pp. 1113–1126, Oct. 1985.
42. R. Hunziker and P. G. Schreier, “Field buses compete for engineers' attention. start gaining commercial support,” Personal Eng. Instrum. News, vol. 10, no. 8, pp. 35–46, Aug. 1993.
43. J. J. Hwang, Y. C. Chow, F. D. Anger, and C. Y. Lee, “Scheduling precedence graphs in systems with interprocessor communication times,” SIAM J. Comput., vol. 18, no. 2, pp. 244–257, Apr 1989.
44. T. Ben Ismail, K. O'Brien, and A. Jerraya, “Interactive system-level level partitioning with PARTIF,” in Proc. EDAC'94. IEEE Computer Society Press. 1994.
45. Intel Corp., 80980KB Hardware Design Reference Manual, 1989.
46. T. Ben Ismail, K. O'Brien, and A. Jerraya, 80980KB Microprocessor Programmer's Reference Manual, 1991.
47. T. Ben Ismail, K. O'Brien, and A. Jerraya, Intel Price List, Dec. 1991.
48. Y. Ishikawa, H. Tokuda, and C. W. Mercer, “An object-oriented real-time programming language,” IEEE Comput., pp. 66–73, Oct. 1992.
49. A. Kalavade and E. A. Lee, “A hardware-software codesign methodology for DSP applications,” IEEE Des. & Test, vol. 10, no. 3, pp. 16–28, Sept. 1993.
50. H. Kasahara and S. Narita, “Practical multiprocessor scheduling algorithms for efficient parallel processing,” IEEE Trans. Comput., vol. C-33, no. 11, pp. 1023–1029, Nov. 1984.
51. D. B. Kirk, “Process dependent static cache partitioning for real-time time systems,” in Proc. 1988 Real Time Systems Symp. IEEE Computer Society Press, 1988, 181–190.
52. D. B. Kirk, “SMART (Strategic Memory Allocaiton for Real-Time) cache design,” in Proc. 1989 Real Time Systems Symp., IEEE Computer Society Press, 1989, 229–237.
53. D. B. Kirk and J. K. Strosnider, “SMART (Strategic Memory Allocaiton for Real-Time) cache design using the MIPS R3000,” in Proc. 11th Real Time Systems Symp. IEEE Computer Society Press, 1990, pp. 322–330.
54. H. Kobayashi, Modeling and Analysis: An Introduction to System Performance Evaluation Methodology Reading, MA: Addison-Wesley, 1978.
55. E. Dirkes Lagnese and D. E. Thomas, “Architectural partitioning of system level synthesis of integrated circuits,” IEEE Trans. CAD/ICAS, vol. 10, no. 7, 847–860, July 1991.
56. E. D. Lazowska, J. Zahorjan, G. S. Graham, and K. C. Sevcik, Quantatitive System Performance: Computer System Analysis Using Queueing Network Models. Englewood Cliffs, NJ: Prentice-Hall, 1984.
57. C.-Y. Lee, J.-J. Hwang, Y.-C. Chow, and F. D. Anger, “Multiprocessor scheduling with interprocessor communication delays,” Operations Res. Lett., vol. 7, no. 3, pp. 141–147, June 1988.
58. E. A. Lee, W.-H. Hu, E. E. Goei, J. C. Bien, and S. Bhattacharyya, “Gabriel: A design environment for DSP,” IEEE Trans. Acoust., Speech, Signal Process., vol. 37, no. 11, pp. 1751–1762, Nov. 1989.
59. E. A. Lee and D. G. Messerschmitt, “Synchronous data flow,” Proc. IEEE, vol. 75, no. 9, pp. 1235–1245, Sept. 1987.
60. D. W. Leinbaugh, “Guaranteed response times in a hard-real-time time environment,” IEEE Trans. Software Eng., vol. SE-6, no. 1, 85–91, Jan. 1980.
61. D. W. Leinbaugh and M. Reza Yamani, “Guaranteed response times in a distributed hard-real-time environment,” in Proc. 1982 Real-Time Systems Symp. IEEE Computer Society Press, 1982, 157–169.
62. C. L. Liu and J. W. Layland, “Scheduling algorithms for multiprogramming in a hard-real-time environment,” J. ACM, vol. 20, no. 1, 46–61, Jan. 1973.
63. P.-Y. R. Ma, E. Y. S. Lee, and M. Tsuchiya, “A task allocation model for computing systems,” IEEE Trans. Comput., vol. C-31, no. 1, 41–47, Jan. 1982.
64. S. Malik and A. Wolfe, “Tutorial on embedded systems performance analysis,” presented at ICCD'93, Cambridge MA, Oct. 1993.
65. E. McRae, “Avoiding microcontroller processing pile-ups,” Dr. Dobb's J., 84–92, Oct. 1993.
66. P. Michel, U. Lauther, and P. Duzy, Eds., The Synthesis Approach to Digital System Design. Norwell, MA: Kluwer, 1992.
67. J. Morfit, “A simple software profiler yields big performance gains,” Comput. Des., p. 68, Oct. 1992.
68. Motorola, Inc., CPU16 Manual, rev.1, 1991
69. J. Morfit, MC68020 23-Bit Microprocessor User's Manual, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 1985.
70. K. O'Brien, T. Ben Ismail, and A. Amine Jerraya, “A flexible communication modeling paradigm for system-level synthesis,” presented at the 1993 ACM/IEEE Int. Workshop on Hardware-Software Software Co Design, Cambridge MA, Oct. 1993.
71. C. Y. Park, “Predicting deterministic execution times of real-time time programs,” Ph.D dissertation, Dept. Comput. Science and Eng., University of Washington, Seattle, Aug. 1992, Released as Tech. Rep 92-08-02.
72. C. Y. Park and A. C. Shaw, “Experiments with a program timing tool based on source-level timing scheme,” IEEE Comput., vol. 24, no. 5, pp. 48–57, May 1991.
73. M. C. McFarland, A. C. Parker, and R. Camposano, “The high-level level synthesis of digital systems,” Proc. IEEE, vol. 78, no. 2, 301–318, Feb. 1990.
74. P. Paulin, C. Liem, T. May, and S. Sutarwala, “DSP design tool requirements for embedded systems, a telecommunications industrial perspective,” accepted for publication in J. VLSI Signal Process., Spring 1994.
75. D.T. Peng and K. G. Shin, “Static allocation of periodic tasks with precedence constraints in distributed real-time systems,” in Proc. 9th Int. Conf. on Distributed Computing Systems. IEEE Computer Society Press, 1989, pp. 190–198.
76. J. L. Peterson, Petri Net Theory and the Modeling of Systems. Cliffs, NJ: Prentice-Hall, 1981.
77. L. L. Pollock and M. L. Soffa, “An incremental version of iterative data flow analysis,” IEEE Trans. Software Eng., vol. 15, no. 12, 1537–1549, Dec. 1989.
78. S. Prakash and A. C. Parker, “SOS: Synthesis of application-specific specific heterogeneous multiprocessor systems,” J. Parallel Distributed Comput., vol. 16, pp. 338–351, 1992.
79. P. Puschner and Ch. Koza, “Calculating the maximum execution times of real-time programs,” J. Real-Time Syst., vol. 1, pp. 159–176, 1989.
80. K. Ramamritham, J. A. Stankovic, and P.-F. Shiah, “Efficient scheduling algorithms for real-time multiprocessor systems,” IEEE Trans. Parallel Distributed Syst., vol. 1, no. 2, pp. 184–194, Apr. 1990.
81. C. Rosebrugh and E.-K. Kwang, “Multiple microcontrollers in an embedded system,” Dr. Dobbs J., pp. 48–57, Jan. 1992.
82. R. Roth, J. Watkins, M. Hsieh, W. Radke, D. Hejna, R. Tom, and B. Kim, “An integrated environment for concurrent development of a pixel processor ASIC and application software,” in Proc. ICCD'93. IEEE Computer Society Press, 1993, pp. 116–125.
83. M. Schmit, “Optimizing Pentium code,” Dr. Dobb's J., pp. 40–49, Jan. 1994.
84. C.-C. Shen and W.-H. Tsai, “A graph matching approach to optimal task assignment in distributed computing systems using a minimax criterion,” IEEE Trans. Comput., vol. C-34, no. 3, 197–203, Mar. 1985.
85. L. Sha, R. Rajkumar, and J. P. Lehoczky, “Real-time synchronization for multiprocessors,” in Proc. 9th IEEE Real-Time Time Systems Symp. IEEE Computer Society Press, 1988, pp. 259–269.
86. A. C. Shaw, “Reasoning about time in higher-level language software,” IEEE Trans. Software Eng., vol. 15, no. 7, July 1989.
87. A. C. Shaw, “Deterministic timing schema for parallel programs,” in Proc. 5th Int. Parallel Processing Symp. IEEE Computer Press, 1991, 56–63.
88. S. Shlaer and S. J. Mellor, Object Lifecycles: Modeling the World in States. Yourdon Press, 1992.
89. Signetics Corp., “The I 2 C-bus and how to use it (including specification),” Jan. 1992.
90. A. Smailagic and D. P. Siewiorek, “A case study in embedded system design: The VuMan 2 wearable computer,” IEEE Des. & Test Comput., vol. 10, no. 3, 56–67, Sept. 1993.
91. C. U. Smith, Performance Engineering of Software Systems. Reading, MA: Addison-Wesley, 1990.
92. C. U. Smith, G. A. Frank, and J. L. Cuadrado, “An architecture design and assessment system for software/hardware codesign,” in Proc. 22nd Design Automation Conf. IEEE Computer Society Press, 1985, pp. 417–424.
93. M. B. Srivastava and R. W. Brodersen, “Rapid-prototyping of hardware and software in a unified framework,” in Proc. ICCAD-91. IEEE Computer Society Press, 1991, 152–155.
94. M. B. Srivastava, T. I. Blumenau, and R. W. Brodersen, “Design and implementation of a robot control system using a unified hardware-software rapid-prototyping framework,” in Proc. ICCD'92. IEEE Computer Society Press, 1992.
95. H. S. Stone, “Multiprocessor scheduling with the aid of network flow algorithms,” IEEE Trans. Software Eng., vol. SE-3, no. 1, pp. 85–93, Jan. 1977.
96. J. K. Strosnider, “Highly-responsive real-time token rings,” Ph.D. dissertation, Dep. Electrical Comput. Eng., Carnegie Mellon University, Pittsburgh, PA, Aug. 1988.
97. A. Takach, M. Leeser, and W. Wolf, “An automaton model for scheduling constraints in synchronous machines,” accepted for publication in IEEE Trans. Comput.
98. F. K. Teichmann, Airplane Design Manual, 4th ed. New York: Pitman, 1958.
99. Texas Instruments, Inc.,TMS320C4x User's Guide, 1991.
100. W. Wolf, Modern VLSI Design: A Systems Approach. Engle wood Cliffs, NJ: P T R Prentice-Hall, 1994.
101. W. Wolf, “Software cache partitioning,” accepted for publication in Int. J. Comput. Software Eng.
102. W. Ye, R. Emst, Th. Benner, and J. Henkel, “Fast timing analysis for hardware-software co synthesis,” in Proc. ICCD'93. IEEE Computer Society Press, 1993.