Design of cache test hardware on the HP PA8500

IEEE Design and Test of Computers

Volumn 15, Issue 3, 1998, Pages 58-63

  Brauch, Jeff ^a,b,c   Fleischman, Jay ^a,d,e,f  

^a HEWLETT PACKARD COMPANY   (United States)

^b UNIVERSITY OF COLORADO   (United States)

^c UNIVERSITY OF MINNESOTA   (United States)

^d HEWLETT PACKARD LABORATORIES   (United States)

^e UNIVERSITY OF WISCONSIN MADISON   (United States)

^f UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMPUTER HARDWARE; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUIT TESTING;

CACHE TEST HARDWARE; ON CHIP CACHE;

MICROPROCESSOR CHIPS;

EID: 0032115192     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.706034     Document Type: Article

References (8)

1. M. Levitt et al., "Testability, Debuggability, and Manufacturability Features of the UltraSPARC-1 Microprocessor," Proc. 1995 IEEE Int'l Test Conf., IEEE Computer Society Press, Los Alamitos, Calif., pp. 157-166.
2. A.J. van de Goor, "Using March Tests to Test SRAMs," IEEE Design & Test of Computers, Vol. 1, No. 1, Mar. 1993, pp. 8-14.
3. A.J. van de Goor et al., "March LR: A Test for Realistic Linked Faults," Proc. IEEE 14th VLSI Test Symp., IEEE CS Press, pp. 272-280.
4. A.J. van de Goor, Testing Semiconductor Memories: Theory and Practice, John Wiley & Sons, Chichester, UK, 1991.
5. J.A. Brzozowski and B.F. Cockburn, "Detection of Coupling Faults in RAMs," J. Electronic Testing: Theory and Applications, Vol. 1, No. 2, May 1990, pp. 151-162.
6. R. David, A. Fuentes, and B. Courtois, "Random Pattern Testing Versus Deterministic Testing of RAMs," IEEE Trans. Computers, Vol. 38, No. 5, May 1989, pp. 637-650.
7. I.M. Ratiu and H.B. Bakoglu, "Pseudorandom Built-In Self-Test Methodology and Implementation for the IBM RISC System/6000 Processor," IBM J. Research and Development, Vol. 34,No. 1, Jan. 1990, pp. 78-84.
8. G. Lesartre and D. Hunt, "PA-8500: The Continuing Evolution of the PA-8000 Family," addendum to Proc. CompCon 97, IEEE CS Press.