Formal Verification of Complex Coherence Protocols Using Symbolic State Models

Journal of the ACM

Volumn 45, Issue 4, 1998, Pages 557-587

  Pong, Fong ^a   Dubois, Michel ^b  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

B.3.2 memory structures : design styles cache memories, shared memories; B.8.2 performance and reliability : performance analysis and design aids

Indexed keywords

BUFFER STORAGE; COMPUTER AIDED SOFTWARE ENGINEERING; INTERCONNECTION NETWORKS; LARGE SCALE SYSTEMS; MATHEMATICAL MODELS; MULTIPROCESSING SYSTEMS; STATE SPACE METHODS;

CACHE COHERENCE PROTOCOLS; FORMAL VERIFICATION METHOD; SHARED MEMORY MULTIPROCESSORS; STATE ENUMERATION METHODS; SYMBOLIC STATE MODEL;

NETWORK PROTOCOLS;

EID: 0032108075     PISSN: 00045411     EISSN: None     Source Type: Journal    
DOI: 10.1145/285055.285057     Document Type: Article

References (31)

1. AFEK, Y., BROWN, G., AND MERRITT, M. 1989. A lazy cache algorithm. In Proceedings of the Symposium on Parallel Algorithms and Architecture (June). ACM, New York, pp. 209-223.
2. ARCHIBALD, J. 1987. The cache coherence problem in shared-memory multiprocessors. Ph.D. dissertation. Univ. Washington.
3. ARCHIBALD, J., AND BAER, J.-L. 1986. Cache coherence protocols: Evaluation using a multiprocessor simulation model. ACM Trans. Comput. Syst. 4, 4 (Nov.), 273-298.
4. CENSIER, L. M., AND FEAUTRIER, P. 1978. A new solution to coherence problems in multicache systems. IEEE Trans. Comput. C-27, 12 (Dec.), 1112-1118.
5. CHAIKEN, D., FIELDS, C., KURIHARA, K., AND AGARWAL, A. 1990. Directory-based cache coherence in large scale multiprocessors. IEEE Comput. 23, 6 (June), 49-59.
6. COLLIER, W. W. 1992. Reasoning about Parallel Architectures. Prentice-Hall, Englewood Cliffs, N.J.
7. DANTHINE, A. S. 1980. Protocol representation with finite-state meodels. IEEE Trans. Commun. COM-28, 4 (Apr.), 632-642.
8. DILL, D. L., DREXLER, A. J., HU, A. J., AND YANG, C. H. 1992. Protocol verification as a hardware design aid. In Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors (Oct.). IEEE Computer Society Press, Los Alamitos, Calif., pp. 522-525.
9. DUBOIS, M., SCHEURICH, C., AND BRIGGS, F. A. 1986. Memory access buffering in multiprocessors. In Proceedings of the 13th International Symposium on Computer Architecture (June). IEEE Computer Society Press, Los Alamitos, Calif., pp. 434-442.
10. DUBOIS, M., WANG, J. C., BARROSO, L., LEE, K., AND CHEN, Y. S. 1991. Delayed consistency and its effects on the miss rate of parallel programs. In Proceedings of Supercomputing '91 (Nov.). IEEE Computer Society Press, Los Alamitos, Calif., pp. 197-206.
11. GHARACHORLOO, K., LENOSKI, D., LAUDON, J., GIBBONS, P., GUPTA, A., AND HENNESSY, J. 1990. Memory consistency and event ordering in shared-memory multiprocessors. In Proceedings of the 17th International Symposium on Computer Architecture (May). IEEE Computer Society Press, Los Alamitos, Calif., pp. 15-26.
12. GIBBONS, P., MERRITT, M., AND GHARACHORLOO, K. 1991. Proving sequential consistency of high-performance shared memories. In Proceedings of the 3rd ACM Symposium on Parallel Algorithms and Architectures (Hilton Head, S.C., July 21-24). ACM, New York, pp. 292-303.
13. GRAF, S. 1994. Verification of a distributed cache memory by using abstractions. In Proceedings of the 6th International Conference on Computer-Aided Verification. Lecture Notes in Computer Science. Springer-Verlag, New York, pp. 207-219.
14. HOARE, C. A. R. 1978. Communicating sequential processes. Commun. ACM 21, 8 (Aug.), 666-677.
15. HOLZMANN, G. J. 1990. Algorithms for automated protocol verification. AT&T Tech. J. 69, 2 (Feb.), 32-44.
16. IP, C. N., AND DILL, D. L. 1993. Better verification through symmetry. In Proceedings of the IFIP WG10.2 Conference on Computer Hardware Description Languages and Their Applications (Apr.). North-Holland, Amsterdam, The Netherlands, pp. 87-100.
17. IP, C. N., AND DILL, D. L. 1996. Verifying systems with replicated components in Murφ. In Proceedings of the International Conference on Computer-Aided Verification. Lecture Notes in Computer Science. Springer-Verlag, New York, pp. 147-158.
18. KUSKIN, J., OFELT, D., HEINRICH, M., HEINLEIN, J., SIMONI, R., GHARACHORLOO, K., CHOPIN, J., NAKAHIRA, V., BAXTER, J., HOROWITZ, M., GUPTA, A., ROSENBLUM, M., AND HENESSY, J. 1994. The Stanford flash multiprocessor design. In Proceedings of the 21st International Symposium on Computer Architecture (June). IEEE Computer Society Press, Los Alamitos, Calif., pp. 302-313.
19. LENOSKI, D., LAUDON, J., GHARACHORLOO, K., GUPTA, A., AND HENNESSY, J. 1990. The directory-based cache coherence protocol for the DASH multiprocessor. In Proceedings of the 17th International Symposium on Computer Architecture (June). IEEE Computer Society Press, Los Alamitos, Calif., pp. 148-159.
20. MCMILLAN, K. L., AND SCHWALBE, J. 1991. Formal verification of the gigamax cache consistency protocol. In Proceedings of the ISSM International Conference on Parallel and Distributed Computing (Oct.). Information Processing Society, Tokyo, Japan, pp. 242-251.
21. NOWATZYK, A., AYBAY, G., BROWNE, M., KELLY, E., PARKIN, M., RADKE, B., AND VISHIN, S. 1995. The S3.mp scalable shared memory multiprocessor. In Proceedings of the 24th International Conference on Parallel Processing, CRC Press, Inc., Boca Raton, Fla. pp. I.1-I.10.
22. PONG, F. 1995. Symbolic state model: A new approach for the verification of cache coherence protocols. Ph.D. dissertation. Dept. Electrical Engineering Syst., Univ. Southern California, Los Angeles, Calif.
23. PONG, F., AND DUBOIS, M. 1993. The verification of cache coherence protocols. In Proceedings of the 5th Annual Symposium on Parallel Algorithms and Architecture. ACM, New York, pp. 11-20.
24. PONG, F., AND DUBOIS, M. 1995. A new approach for the verification of cache coherence protocols. IEEE Trans. Parallel Distrib. Syst. 6, 8 (Aug.), 773-787.
25. PONG, F., AND DUBOIS, M. 1996. Formal verification of delayed consistency protocols. In Proceedings of the 10th International Parallel Processing Symposium (Apr.). IEEE Computer Society Press, Los Alamitos, Calif., pp. 124-131.
26. PONG, F., AND DUBOIS, M. 1997. A survey of techniques for verifying cache coherence protocols. ACM Comput. Surv. 29, 1 (Mar.), 81-126.
27. PONG, F., BROWNE, M., NOWATZYK, A., AYBAY, G., AND DUBOIS, M. 1995. Verifying distributed directory-based cache coherence protocols: S3.mp., A case study. In Proceedings of the 1st International EURO-PAR Conference (Aug.). Lecture Notes in Computer Science. Springer-Verlag, New York, pp. 287-300.
28. REINHARDT, S. K., LARUS, J. R., AND WOOD, D. A. 1994. Tempest and typhoon: User-level shared memory. In Proceedings of the 21st International Symposium on Computer Architecture (June). IEEE Computer Society Press, Los Alamitos, Calif., pp. 325-335.
29. SENSTROM, P. 1990. A survey of cache coherence schemes for multiprocessors. IEEE Comput. 23, 6 (June), 12-24.
30. YEN, W. C., YEN, W. L., AND FU, K.-S. 1985. Data coherence problem in a multicache system. IEEE Trans. Comput. C-34, 1 (Jan.), 56-65.
31. ZAFIROPULO, P., WEST, C. H., RUDIN, H., COWAN, D. D., AND BRAND, D. 1980. Toward analyzing and synthesizing protocols. IEEE Trans. Commun. COM-28, 4 (Apr.), 651-660.