![]() |
Volumn 19, Issue 6, 1998, Pages 180-182
|
Self-aligned gate and source drain contacts in inverted-staggered a-Si:H thin-film transistors fabricated using selective area silicon PECVD
a
|
Author keywords
[No Author keywords available]
|
Indexed keywords
AMORPHOUS SILICON;
CHEMICAL VAPOR DEPOSITION;
CURRENT VOLTAGE CHARACTERISTICS;
ELECTRIC CONTACTS;
GATES (TRANSISTOR);
PLASMA APPLICATIONS;
REACTIVE ION ETCHING;
SELECTIVE AREA SILICON PLASMA ENHANCED CHEMICAL VAPOR DEPOSITION;
THIN FILM TRANSISTORS;
|
EID: 0032095282
PISSN: 07413106
EISSN: None
Source Type: Journal
DOI: 10.1109/55.678536 Document Type: Article |
Times cited : (11)
|
References (7)
|