메뉴 건너뛰기




Volumn 145, Issue 6, 1998, Pages 2131-2137

Parasitic resistance considerations of using elevated source/drain technology for deep submicron metal oxide semiconductor field effect transistors

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC CURRENT MEASUREMENT; ELECTRIC RESISTANCE; EPITAXIAL GROWTH; LEAKAGE CURRENTS; SEMICONDUCTOR DOPING; SEMICONDUCTOR JUNCTIONS; SUBSTRATES;

EID: 0032094734     PISSN: 00134651     EISSN: None     Source Type: Journal    
DOI: 10.1149/1.1838607     Document Type: Article
Times cited : (5)

References (19)
  • 2
    • 0020252001 scopus 로고
    • C. J. Dell'Oca and W. Murray Bullis, Editors, PV 82-7, The Electrochemical Society Proceedings eries, Pennington, NJ
    • C. M. Osburn, M. Y. Tsai, S. Roberts, C. J. Lucchese, and C. Y. Ting, in VLSI Science and Technology, C. J. Dell'Oca and W. Murray Bullis, Editors, PV 82-7, p. 213, The Electrochemical Society Proceedings eries, Pennington, NJ (1982).
    • (1982) VLSI Science and Technology , pp. 213
    • Osburn, C.M.1    Tsai, M.Y.2    Roberts, S.3    Lucchese, C.J.4    Ting, C.Y.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.