A 160-mhz fourth-order double-sampled sc bandpass sigma-delta modulator

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 45, Issue 5, 1998, Pages 547-555

  Bazarjani, Seyfi ^a,b   Martin Snelgrove, W ^a,b  

^a QUALCOMM INC   (United States)

^b CARLETON UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; DELAY CIRCUITS; OPERATIONAL AMPLIFIERS; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO;

DOUBLE SAMPLED SWITCHED CAPACITOR BANDPASS SIGMA DELTA MODULATORS;

MODULATORS;

EID: 0032073713     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.673636     Document Type: Article

References (18)

1. T. C. Choi and R. W. Broderson, Considerations for high-frequency switched-capacitor ladder filters, IEEE Trans. Circuits Syst., vol. CAS-27, pp. 545-552, June 1980.
2. P. J. Hurst and W. J. Mclntyre, Double sampling in switched-capacitor delta-sigma A/D converters, in Proc. 1990 IEEE Int. Symp. Circuits Systems, New Orleans, LA, May 1990, pp. 902-905.
3. T. V. Burmas, K. C. Dyer, P. J. Hurst, and S. H. Lewis, A second-order double-sampled delta-sigma modulator using additive-error switching, IEEE J. Solid State Circuits, vol. 31, pp. 284-293, Mar. 1996.
4. S. Bazarjani and M. Snelgrove, A 40 MHz IF fourth-order double-sampled SC bandpass E A modulator, in Proc. IEEE 1997 Int. Symp. Circuits Systems, Hong Kong, June 1997, pp. 73-76.
5. A. K. Ong and B. A. Wooly, A two-path bandpass EA modulator for digital IF extraction at 20 MHz, IEEE J. Solid State Circuits, vol. 32, pp. 1920-1934, Dec. 1997.
6. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits For Signal Processing. New York: Wiley, 1986.
7. J. Croîs and M. Steyaert, A single-chip 900 MHz CMOS receiver front-end with a high-performance low-IF topology, IEEEJ. Solid State Circuits, vol. 30, pp. 1483-1492, Dec. 1995.
8. ELDO User's Manual. ANACAD Electrical Engineering Software, 1995.
9. S. Jantzi, R. Schreier, and M. Snelgrove, The design of bandpass delta-sigma ADC's, in Delta-Sigma Data Converters. Piscataway, NJ: IEEE Press, 1996.
10. F. W. Singor and W. M. Snelgrove, 10.7 MHz bandpass delta-sigma A/D modulators, in Proc. CICC, May 1994, pp. 163-166.
11. L. Longo and B. Horng, A 15 b 30 kHz bandpass sigma-delta modulator, in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 226-227.
12. S. Bazarjani, Mixed analog-digital design considerations in deep submicron cmos technologies, Ph.D. dissertation, Carleton University, Ottawa, Canada, July 1996.
13. L. Yu and M. Snelgrove, Mismatch cancellation for double-sampling sigma-delta modulators, ISCAS'98, submitted for publication.
14. S. Sutarja, High-resolution pipelined analog-to-digital conversion, Univ. California, Berkeley, Memo. UCB/ERL M88/27, May 1988, pp. 40-42.
15. K. Martin and A. S. Sedra, Effects of the op amp finite gain and bandwidth on the performance of the switched-capacitor filters, IEEE Trans. Circuits Syst.. vol. CAS-28, pp. 822-829, Aug. 1981.
16. H. K. Yang and E.I. El-Masry, A novel double sampling technique for delta-sigma modulators, in Proc. 37th Midwest Symp. on Circuits and Systems, Lafayette, LA, Aug. 1994, pp. 1179-1182.
17. MATLAB Reference Guide. The MathWorks Inc., 1994.
18. C. C. Enz and G. T. Ternes, Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization, Proc. IEEE. vol. 84, pp. 1584-1614, Nov. 1996.