A VLSI architecture for motion estimation core dedicated to h.263 video coding

IEICE Transactions on Electronics

Volumn E81-C, Issue 5, 1998, Pages 702-707

  Fujita, Gen ^a   Onoye, Takao ^a   Shirakawa, Isao ^a  

^a OSAKA UNIVERSITY   (Japan)

Author keywords

H.263; Hierarchical search; Motion estimation; VLSI

Indexed keywords

ALGORITHMS; DATA STORAGE EQUIPMENT; ESTIMATION; HIERARCHICAL SYSTEMS; PARALLEL PROCESSING SYSTEMS; STANDARDS; VIDEO SIGNAL PROCESSING; VLSI CIRCUITS;

VIDEO CODING;

MOTION PLANNING;

EID: 0032064605     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (15)

1. ITU-T Rec. H.261, "Video codec for audiovisual services at p x 64 kbits," International Standard, March 1993.
2. ISO/IEC 11172-2, "Coding of moving pictures and associated audio for digital storage media at up to about 1.5Mbit/s," International Standard, Aug. 1993.
3. ITU-T Rec. H.262, ISO/IEC 13818-2, "Generic coding of moving pictures and associated audio," Draft International Standard, Oct. 1994.
4. ITU-T Rec. H.263, "Video coding for low bitrate communication," Draft International Standard, May 1996.
5. ITU-T Rec. H.324, "Terminal for low bitrate multimedia communication," Draft International Standard, Nov. 1995.
6. K. Okamoto, T. Jinbo, T. Araki, Y. lizuka, H. Nakajima, M. Takahata, H. Inoue, S. Kurohmaru, T. Yonezawa, and K. Aono, "A DSP for DCT-based and wavelet-based video CODEC'S for consumer applications," Proc. IEEE Custom Integrated Circuits Conference, pp.359-362, May 1996.
7. J. Golston, "Single-chip H.324 videoconferencing," IEEE Micro, vol.16, no.4, pp.21-33, Aug. 1996.
8. H. Lin, A. Anesko, and B. Petryna, "A 14-Gops Probrammable Motion Estimator For H.26X Video Coding," IEEE J. Solid-State Circuits., vol.31, no.ll, pp.1742-1750, Nov. 1996.
9. N. Hayashi, T. Kitsuki, I. Tamitani, H. Honma, Y. Ooi, T. Miyazaki, and K. Oobuchi, "A bidirectional motion compensation LSI with a compact motion estimator," IEICE Trans. Electron., vol.E78-C, no.12, pp.1682-1690, Dec. 1995.
10. T. Koga, K. linuma, A. Hirano, Y. lijima, and T. Ishiguro, "Motion-compensated interframe coding for video conferencing," in Proc. National Telecommunication Conference, pp.G.5.3.1-G.5.3.5, Nov. 1981.
11. H. Tominaga, N. Komatsh, T. Miyashita, and T. Hanamura, "A Motion Detection Method on Video Image by Using Hierarchical Pixels," IEICE Trans. Inf. & Syst., VOI.J72-D-II, no.3, pp.395-403, March 1989.
12. M.C. Chen and A.N. Witlson Jr., "A high accuracy predictive logarithmic motion estimation algorithm for video coding," Proc. IEEE Int'l Symp. Circuits and Systems, pp.617-620, May 1995.
13. Y. Kirn, C.S. Rim, and B. Min, "A block matching algorithm with 16:1 subsampling and its hardware design," Proc. IEEE Int'l Symp. Circuits and Systems, pp.613-616, May 1995.
14. K.M. Yang, M.T. Sun, and L. Wu, "A family of VLSI designs for the motion compensation block matching algorithm," IEEE Trans. Circuits & Syst., vol.36, no.10, pp.1317-1325, Oct. 1989.
15. T. Onoye, G. Fujita, M. Takatsu, I. Shirakawa, and N. Yamai, "Single chip implementation of motion estimator dedicated to MPEG2 MP@HL," IEICE Trans. Fundamentals, vol.E79-A, no.8, pp.1210-1216, Aug. 1996.