Overview of complementary GaAs technology for high-speed VLSI circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 1, 1998, Pages 47-51

  Brown, Richard B ^a   Bernhardt, Bruce ^b   LaMacchia, Mike ^b   Abrokwah, Jon ^b   Parakh, Phiroze N ^a   Basso, Todd D ^a   Gold, Spencer M ^a   Stetson, Sean ^a   Gauthier, Claude R ^a   Foster, David ^b   Crawforth, Brian ^b   McQuire, Timothy ^b   Sakallah, Karem ^a   Lomax, Ronald J ^a   Mudge, Trevor N ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b MOTOROLA INC   (United States)

Author keywords

Complementary GaAs; High performance; PowerPC; Processor

Indexed keywords

COMPUTER ARCHITECTURE; GATES (TRANSISTOR); LOGIC CIRCUITS; MICROPROCESSOR CHIPS; VLSI CIRCUITS;

PROPAGATION DELAY; UNIPOLAR CIRCUITS;

SEMICONDUCTING GALLIUM ARSENIDE;

EID: 0032025511     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.661245     Document Type: Review

References (15)

1. L. Gwennap, "The death of the superprocessor," Microprocessor Rep., vol. 9, no. 13, p. 3, Oct. 2, 1995.
2. M. D. Upton, "Architectural trade-offs in a latency tolerant gallium arsenide microprocessor," Ph.D. dissertation, Univ. Michigan, Ann Arbor, 1997.
3. D. B. Papworth, "Tuning the pentium pro microarchitecture," IEEE Micro, vol. 16, pp. 8-15, Apr. 1996.
4. R. Wilson, "Superscalar sunset seen at hot chips?" Electron. Eng. Times, issue 862, pp. 1 and 108, Aug. 21, 1995.
5. L. Gwennap, "Digital to ship 600 MHz alpha," Microprocessor Rep., vol. 11, no. 5, p. 4, Apr. 21, 1997.
6. J. Turley, "401GF is coolest, cheapest PowerPC," Microprocessor Rep., vol. 10, no. 8, pp. 9-10, June 17, 1996.
7. B. Bernhardt, M. LaMacchia, J. Abrokwah, J. Hallmark, R. Lucero, B. Mathes, B. Crawforth, D. Foster, K. Clauss, S. Emmert, T. Lien, E. Lopez, V. Mazzotta, and B. Oh, "Complementary GaAs (CGaAs™): A high performance BiCMOS alternative," in Tech. Dig. 1995 IEEE GaAs IC Symp., pp. 18-21, Oct. 29-Nov. 1, 1995.
8. J. Abrokwah, J. Huang, W. Ooms, C. Shurboff, J. Hallmark, R. Lucero, J. Gilbert, B. Bernhardt, and G. Hansell, "A manufacturable complementary GaAs process," in Tech. Dig. 1993 IEEE GaAs IC Symp. Tech. Dig., Oct. 10-13, 1993, pp. 127-130.
9. P. O'Neil, B. Bernhardt, F. Nikpounan, C. Della, Y. Abad, and G. Hansell, "GaAs integrated circuit fabrication at Motorola," in Tech. Dig. 1993 IEEE GaAs IC Symp., San Jose, CA, Oct. 10-13, 1993, pp. 123-126.
10. J. Hallmark, C. Shurboff, W. Ooms, R. Lucero, J. Abrokwah, and J. Huang, "0.9 V DSP blocks, A 15 ns 4 K SRAM and a 45 ns 16-bit multiply/accumulator," in Tech. Dig. 1994 IEEE GaAs IC Symp., Oct. 16-19, 1994, pp. 55-58.
11. F. Ren, M. W. Hong, W. S. Hobson, J. M. Kuo, J. R. Lothian, J. P. Mannaerts, J. Kwo, Y. K. Chen, and A. Y. Cho, "Enhancement-mode p-channel GaAs MOSFET's on semi-insulating substrates," in Tech. Dig. IEDM, Dec. 8-11, 1996, pp. 10.7.1-10.7.3.
12. S. Weiss and J. E. Smith, Power and PowerPC: Principles, Architecture, Implementation. San Francisco, CA: Morgan Kaufmann, 1994.
13. Cascade Design Automation, EPOCH User's Manual, ver. 3.2, Bellevue, WA 98006, 1995.
14. R. Farbarik, X. Liu, M. Rossman, R. B. Brown, P. Parakh, and T. Basso, "CAD tools for area distributed I/O pad packaging," in Proc. IEEE Multi-Chip Module Conf., Feb. 4-5, 1997, pp. 125-129.
15. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE J. Solid-State Circuits, vol. 30, pp. 847-854, Aug. 1995.