|
Volumn , Issue , 1998, Pages 56-61
|
Realization of a programmable parallel DSP for high performance image processing applications
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER HARDWARE DESCRIPTION LANGUAGES;
DIGITAL SIGNAL PROCESSING;
IMAGE PROCESSING;
INTEGRATED CIRCUIT DESIGN;
PARALLEL PROCESSING SYSTEMS;
SOFTWARE DESIGN;
STUDENTS;
ALGORITHMS;
CMOS INTEGRATED CIRCUITS;
COMPUTER ARCHITECTURE;
DATA STORAGE EQUIPMENT;
INTEGRATED CIRCUIT LAYOUT;
SOFTWARE ENGINEERING;
TRANSISTORS;
ARITHMETIC OPERATIONS;
GRADUATE STUDENTS;
HIGH PERFORMANCE IMAGE PROCESSING;
PROCESSOR ARCHITECTURES;
REGISTER TRANSFER LEVEL;
SIGNAL PROCESSOR;
SOFTWARE DEVELOPMENT ENVIRONMENT;
SUSTAINED PERFORMANCE;
VERY LONG INSTRUCTION WORD ARCHITECTURE;
PARALLEL PROCESSING SYSTEMS;
VERY LONG INSTRUCTION WORD (VLIW);
|
EID: 0031642082
PISSN: 0738100X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/277044.277055 Document Type: Conference Paper |
Times cited : (8)
|
References (6)
|