A reconfigurable logic machine for fast event-driven simulation

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 668-671

  Bauer, Jerry ^a   Bershteyn, Michael ^a   Kaplan, Ian ^a   Vyedin, Paul ^a  

^a CADENCE DESIGN SYSTEMS   (United States)

Author keywords

Event driven simulation; Reconfigurable computing

Indexed keywords

COMPUTATION THEORY; COMPUTER SOFTWARE; RECONFIGURABLE ARCHITECTURES; VERIFICATION; COMPUTER SIMULATION; ELECTRIC NETWORK SYNTHESIS; LOGIC CIRCUITS; VLSI CIRCUITS;

BEHAVIORAL SIMULATION; EVENT-DRIVEN; EVENT-DRIVEN SIMULATIONS; RECONFIGURABLE COMPUTING; RECONFIGURABLE LOGIC; SOFTWARE TECHNIQUES; SYSTEM ARCHITECTURES;

RECONFIGURABLE HARDWARE; COMPUTER AIDED NETWORK ANALYSIS;

FAST EVENT-DRIVEN SIMULATION; RECONFIGURABLE COMPUTING;

EID: 0031622739     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277214     Document Type: Conference Paper

References (14)

1. Casaubieilh, F., Mclsaac, A., Benjamin, M., Bartley, M., Pogodalla, F., Rocheteau, F., Belhadj, M., Eggleton, J., Mas, G., Barrett, G., Berhet, C., Functional Verification Methodology ofCameleon Processor, Proc. 33ed ACM/IEEE Design Automation Conference, 1996, pp 421-426.
2. De Micheli, G. Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994.
3. DeHon, A. DPGA Utilization and Application, Proceedings of the 1996 International Symposium on Field Programmable Gate Arrays, available from URL:http://www.ai.mit/projects/transit/tn129/tn129.html.
4. DeHon, A. DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century, MIT Transit Project technical note 100, Jan. 1994, available from URL:http.7/www.ai.mit/proiects/transit/tn100/tn100.htm.
5. IBM Corporation, PPC403GA Embedded Controller User's Manual, Second Edition, March 1995.
6. IEEE, Standard Verilog HDL Language Reference Manual, IEEE Standard 1364, 1995.
7. Inmos, The Transputer Databook, Inmos document 72 TRN 203 02. Order code DBTRANST/3.
8. McGeer, P. C., McMillan, K.L., Saldanha, A., Sangiovanni-Vincentelli, A.L., Scaglia, P. Fast Discrete Function Evaluation using Decision Diagrams, IEEE/ACM International Conference on Computer Aided Design, 1995, pp. 402-407.
9. Page, I. The HARP Reconfigurable Computing System, Oxford University Hardware Compilatoin Group, 1994, available from URL:http://www.comlab.ox.ac.uk/oucl/users/ian.page/papers.html.
10. Page, I. Reconfigurable Processors, Invited Keynote Address for Heathrow PLD Conference, April 1995, available from-URL:http://www.cornlab.ox.ac.uk/oucl/users/ian.page/papers.html.
11. Rowson, J. A. Hardware/Software Co-Simulation, Proc. 31st ACM/IEEE Design Automation Conference, 1996, pp 439440.
12. Sanguinetti, J. Language Considerations and Experimental Results Using A Verilog Compiler, 2nd Annual International Verilog HDL Conference, 1993.
13. Hauser, J. R and Wawrzynek, J., Garp: A MIPS Processor with a Reconfigurable Coprocessor, Proceedings of the IEEE Symposium on Field Programmable Custom Computing Machines, April 1997, pgs 24-33.
14. Varghese J., Butts M., and Batcheller J., An Efficient Logic Emulation System, IEEE Trans, on VLSI Systems, vol. 1, No. 2, June 1993, pgs 171-174.