MPEG2 Video Encoding in Consumer Electronics

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 17, Issue 2-3, 1997, Pages 241-253

  Kleihorst, R P ^a,b   Van Der Werf, A ^a,c,d,e,f   Bruls W H A ^a,g   Verhaegh, W F J ^a,f   Waterlander, E ^a,b,h  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^c UNIVERSITY OF TWENTE   (Netherlands)

^d Graduate School Twente   (Netherlands)

^e PHILIPS RESEARCH LABORATORIES   (Germany)

^f EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^g Hogere Technische School Heerlen   (Netherlands)

^h Enschede Polytechnic   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SOFTWARE; CONSUMER ELECTRONICS; IMAGE COMPRESSION; INTEGRATED CIRCUITS; PERFORMANCE; STANDARDS;

VIDEO ENCODERS;

IMAGE CODING;

EID: 0031269919     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (29)

1. B. Haskell, A. Puri, and A. Netravali, "Digital video: An introduction to MPEG-2," Digital Multimedia Standards Series, Chapman and Hall, 1997.
2. J. Mitchell, W. Pennebaker, C. Fogg, and D. LeGall (Eds.), MPEG Video Compression Standard, Digital Multimedia Standards Series, Chapman and Hall, 1997.
3. V. Bhaskaran and K. Konstantinidis, Image and Video Compression Standards; Algorithms and Architectures, Kluwer Academic Publishers, 1995.
4. W. Bruls, A. van der Werf, R. Kleihorst, T. Friedrich, E. Salomons, and F. Jorritsma, "A single-chip MPEG2 encoder for consumer video storage applications," to appear in Proc. ICCE '97, 1997.
5. R. Pacalet et al., "A real-time MPEG2 main profile, main level motion estimator chipset," in ISSCC97 Digest of Technical Papers, pp. 260-261, 1997.
6. E. Iwata et al., "A 2.2GOPS video DSP with 2-RISC MIMD, 6 PE SIMD architecture for real-time MPEG2 video coding/decoding," in ISSCC97 Digest of Technical Papers, pp. 258-259, 1997.
7. M. Mizuno et al., "A 1.5w single-chip MPEG2 MP@ML encoder with low-power motion estimation and clocking," in ISSCC97 Digest of Technical Papers, pp. 256-257, 1997.
8. IBM Microelectronics, digital video products, "MPEG-2 digital video I-frame only encoder," http://www.chips.ibm.com/products/mpeg/mpegen.html, March 1997.
9. Audio Digital-Imaging Apogee, "Apogee M-series chips." http://www.adi.net/apogee.html, Aug. 1996.
10. G. de Haan, P. Biezen, H. Huijgen, and O. Ojo, "True-motion estimation with 3-d recursive-search block matching," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 3, pp. 368-379, Oct. 1993.
11. B. de Loore, P. Lippens, P. Eeckhout, H. Huijgen, A. Löening, M. McSweeney, M. Verstraelen, B. Pham, G. de Haan, and J. Kettenis, "A video signal processor for motion-compensated field-rate upconversion in consumer television," in ISSCC Digest of Technical Papers, Feb. 1996.
12. G. de Haan et al., "IC for motion-compensated 100 Hz TV with natural-motion movie mode," IEEE Transactions on Consumer Electronics, Vol. 42, pp. 165-173, May 1996.
13. J. Brailean, R. Kleihorst, S. Efstratiadis, A. Katsaggelos, and R. Lagendijk, "Noise-reduction filters for dynamic image sequences: A review," Proc. IEEE, Vol. 83, pp. 1270-1292, Sept. 1996.
14. E. Lee and T. Parks, "Data-flow networks," Proc. of the IEEE, Vol. 83, pp. 773-801, May 1995.
15. E. Dubois and S. Sabri, "Noise reduction in image sequences using motion compensation," IEEE Transactions on Communication, Vol. 32, pp. 826-831, July 1984.
16. R. McMann, "Digital noise reducer for encoded NTSC signals," SMPTE Journal, Vol. 87, pp. 129-133, March 1978.
17. T. Dennis, "A spatio/temporal filter for television picture noise reduction," in Proc. Int. IEE Conf. on Electronic Image Processing, IEE, pp. 243-249, July 1982.
18. R. Kleihorst, "Noise reduction of image sequences," Ph.D. Thesis, Delft University of Technology, Delft, The Netherlands, Oct. 1994.
19. Z. Wang, A. Jullien, and W. Miller, "Recursive algorithms for the forward and inverse discrete cosine transform with arbitrary length," IEEE Signal Processing Letters, Vol. 1, pp. 101-102, July 1994.
20. M. Aburdene, J. Zheng, and R. Kozick, "Computation of discrete cosine transform using Clenshaw's recurrence formula," IEEE Signal Processing Letters, Vol. 2, pp. 155-156, Aug. 1995.
21. D. Slawecki and W. Li, "DCT/IDCT processor design for high-data rate image coding," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 2, pp. 135-146, June 1992.
22. V. Srinivasan and K. Liu, "VLSI design of high-speed time-recursive 2-D DCT/IDCT processor for video applications," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 6, pp. 87-96, Feb. 1996.
23. P. Lippens, J. van Meerbergen, A. van der Werf, W. Verhaegh, B. McSweeney, J. Huisken, and O. McArdle, "PHIDEO: A silicon compiler for high speed algorithms," in Proceedings of the European Conference on Design Automation, pp. 436-441, 1991.
24. J. van Meerbergen, P. Lippens, W. Verhaegh, and A. van der Werf, "PHIDEO: High-level synthesis for high throughput applications," Journal of VLSI Signal Processing, Vol. 9, pp. 89-104, 1995.
25. W. Verhaegh, "Multidimensional periodic scheduling," Ph.D. Thesis, Eindhoven University of Technology, Eindhoven, The Netherlands, 1995.
26. M. Strik, "Efficient code generation for application domain specific processors," Chartered Designer's Thesis, Design automation Section, Eindhoven University of Technology, Eindhoven, The Netherlands, Nov. 1994.
27. B. Mesman, M. Strik, A. Timmer, J. van Meerbergen, and J. Jess, "Constraint analysis for code generation," submitted to 10th Int. Symp. on System Synthesis, Antwerpen, Belgium, Sept. 1997.
28. C. Leiserson and T. Parks, "Retiming synchronous circuitry," Algorithmica, pp. 5-35, 1991.
29. A. van der Werf, J. van Meerbergen, E. Aarts, W. Verhaegh, and P. Lippens, "Efficient timing constraint derivation for optimal retiming high-speed processing units," in Proc. 7th Int. Symp. on High-Level Synthesis, 1994.