VLSI design of high-speed time-recursive 2-D DCT/IDCT processor for video applications

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 6, Issue 1, 1996, Pages 87-96

  Srinivasan, Vishnu ^a,b   Ray Liu, K J ^a,c  

^a IEEE

^b Cirrus Logic   (United States)

^c UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; HIGH DEFINITION TELEVISION; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL TRANSFORMATIONS; ROM; SIGNAL ENCODING; TELEVISION APPLICATIONS; VLSI CIRCUITS;

CMOS TECHNOLOGY; CONNECTIVITY; DIGITAL TECHNOLOGY; DISCRETE COSINE TRANSFORMS; MODULARITY; SCALABILITY; TIME RECURSIVE ALGORITHMS; TRANSFORM CODING;

PARALLEL PROCESSING SYSTEMS;

EID: 0030083342     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.486423     Document Type: Article

References (19)

1. K. R. Rao and P. Yip, Discrete Cosine Transform: Algorithms, Advantages, and Applications. New York; Academic, 1990.
2. G. K. Wallace, "The JPEG still picture compression standard," Commun. ACM, vol. 34, pp. 31-44, Apr. 1991.
3. F. Kretz and D. Nasse, "Digital television: Transmission and coding," Proc. IEEE, vol. 73, pp. 575-591, Apr. 1985.
4. G. Tonge, "Image processing for higher definition television," IEEE Trans. Circuits Syst., vol. CAS-34, pp. 1385-1398, November 1987.
5. M.-T. Sun, T.-C. Chen, and A. M. Gottlieb, "VLSI implementation of a 16 × 16 discrete cosine transform," IEEE Trans. Circuits Syst., vol. 36, pp. 610-617, April 1989.
6. T. Miyazaki, T. Nishitani, M. Edahiro, I. Ono, and K. Mitsuhashi, "DCT/IDCT processor for HDTV developed with DSP silicon compiler," J. VLSI Signal Processing, no. 5, pp. 151-158, 1993.
7. M. Vetterli and A. Ligtenberg, "A discrete Fourier-cosine transform chip," IEEE J. Select. Areas Commun., vol. SAC-4, pp. 49-61, Jan. 1986.
8. H. Fujiwara, M. Liou, and M. Sun, "An all-ASIC implementation of a low bit-rate video codec," IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp. 123-134, June 1992.
9. D. Slawecki and W. Li, "DCT/IDCT processor design for high-data rate image coding," IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp. 135-146, June 1992.
10. K. J. R. Liu and C. T. Chiu, "Unified parallel lattice structures for time-recursive Discrete Cosine/Sine/Hartley transforms," IEEE Trans. Signal Processing, vol. 41, pp. 1357-1377, Mar. 1993.
11. C. T. Chiu and K. J. R. Liu, "Real-time parallel and fully pipelined two-dimensional DCT lattice structures with applications to HDTV systems," IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp. 25-37, Mar. 1992.
12. K. J. R. Liu, C. T. Chiu, R. K. Kologotla, and J. F. JaJa, "Optimal unified architectures for the real-time computation of time-recursive discrete sinusoidal transforms," Tech. Res. Rep., ISR, University of Maryland at College Park, no. 66, 1992.
13. S. A. White, "Application of distributed arithmetic to digital signal processing: a tutorial review," IEEE ASSP Mag., pp. 4-19, July 1989.
14. G. Ma and F. J. Taylor, "Multiplier policies for digital signal processing," IEEE ASSP Mag., pp. 6-20, Jan. 1990.
15. C. Stearns and P. Ang, "Yet another multiplier architecture," in IEEE Custom Integrated Circuits Conf., no. 24, pp. 6.1-6.4, 1990.
16. R. N. Mayo, M. H. Arnold, W. S. Scott, D. Stark, and G. T. Hamachi, DECWRL/Livermore Magic Release. DEC and WRL, Res. Rep. 90/7, 1990.
17. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, A Systems Perspective. Reading, MA: Addison-Wesley, 1988.
18. L. A. Glasser and D. W. Dobberpuhl, The Design and Analysis of VLSI Circuits. Reading, MA: Addison-Wesley, 1985.
19. S. Cucchi and M. Fratti, "A novel architecture for VLSI implementation of the 2-D DCT/IDCT," in ICASSP, pp. V-693-V-696, 1992.