SOI/CMOS Circuit design for high-speed communication lsis

IEICE Transactions on Electronics

Volumn E80-C, Issue 7, 1997, Pages 886-892

  Ueda, Kimio ^a   Wada, Yoshiki ^a   Hirota, Takanori ^a   Maeda, Shigenobu ^a   Mashiko, Koichiro ^a   Hamano, Hisanori ^a  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

CMOS device; Demultiplexer; High speed; Low power; Multiplexer; SOI cMOS device

Indexed keywords

BUFFER CIRCUITS; CAPACITANCE; CMOS INTEGRATED CIRCUITS; LSI CIRCUITS; MULTIPLEXING EQUIPMENT; SILICON ON INSULATOR TECHNOLOGY;

LOGIC DEVICE FAN OUT;

INTEGRATED CIRCUIT LAYOUT;

EID: 0031189122     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (10)

1. M. Togashi, M. Ohhata, K. Murata, H. Kindou, M. Ino, M. Suzuki, and Y. Yamane, 10-Gb/s GaAs MESFET IC's for ultra high-speed transmission system, IEEE GaAs 1C Symposium, Dig. Tech. Papers, pp. 49-52, 1990.
2. N. Higashisaka, M. Shimada, A. Ohta, K. Hosogi, Y. Tobita, and Y. Mitsui, GaAs DCFL 2.5 Gbps 16-bit multiplexer/demultiplexer LSI's, IEEE J. Solid-State Circuits., vol. 29, no. 7, pp. 808-814, July 1994.
3. K. Ueda, N. Sasaki, H. Sato, S. Kubo, and K. Mashiko,
4. Gb/s, 272 mW, 8:1 multiplexer and 4.1 Gb/s, 388 mW, 1:8 demultiplexer, IEICE Trans. Electron., vol. E78-C, no. 7, pp. 866-872, July 1995.
5. C. L. Stout and J. Doernberg, 10-Gb/s silicon bipolar 8:1 multiplexer and 1:8 demultiplexer, IEEE J. SolidState Circuits., vol. 28, no. 3, pp. 339-343, March 1993.
6. M. Kurisu, M. Kaneko, T. Suzaki, A. Tanabe, M. Togo, A. Furukawa, T. Tamura, K. Nakajima, and K. Yoshida, 2.8 Gb/s 176 mW byte-interleaved and 3.0 Gb/s 118 mW bit-interleaved 8:1 multiplexer, IEEE ISSCC Dig. Tech. Papers, pp. 122-123, 1996.
7. Y. Kado, M. Suzuki, K. Koike, Y. Omura, and K. Izumi, A l-GHz/0.9-m\V CMOS/SIMOX divide-by-128/129 dual-modulus prescaler using a divide-by-2/3 synchronous counter, IEEE J. Solid-State Circuits., vol. 28, no. 4, pp. 513-517, April 1993.
8. S. Yasuda, Y. Ohtomo, M. Ino, Y. Kado, and T. Tsuchiya, 3-Gb/s CMOS 1:4 MUX and DEMUX ICs, IEICE Trans. Electron., vol. E78-C, no. 12, pp. 17461753, Dec. 1995.
9. N. H. E. Weste, and K. Eshraghian, Principles of CMOS VLSI Design: A System Perspective, Addison-Wesley Publishing Company, pp. 325-334.
10. T. Iwamatsu, Y. Yamaguchi, K. Ueda, K. Mashiko, Y. Inoue, and T. Hirao, High-speed SOI 1/8 frequency divider using field-shield body-fixed structure, Jpn. J. Appl. Phys., vol. 35, pp. 965-968, Feb. 1996.