Cellular automata based scheme for solution of Boolean equations

IEE Proceedings: Computers and Digital Techniques

Volumn 143, Issue 3, 1996, Pages 174-180

  Bhattacharjee, S ^a   Sinha, C ^a   Chattopadhyay, ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY   (India)

Author keywords

Boolean equations; Cellular automata; Digital circuits; Xor tlominatcd functions

Indexed keywords

ALGORITHMS; BOOLEAN ALGEBRA; COMPUTATIONAL COMPLEXITY; CRYPTOGRAPHY; DIGITAL CIRCUITS; ERROR CORRECTION; LOGIC CIRCUITS; MATHEMATICAL MODELS; MATRIX ALGEBRA;

BOOLEAN EQUATIONS; CELLULAR AUTOMATA; COMBINATORIAL BENCHMARKS; DELAY FAULT TESTING; ERROR CORRECTING CODES; SIGNATURE ANALYSIS;

AUTOMATA THEORY;

EID: 0030146673     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19960381     Document Type: Article

References (23)

1. RUDEANU, S.: 'Boolean functions and equations' (North-Holland, 1974)
2. PICCHIA, W.: 'A numerical algorithm for the resolution of Boolean equations', IEEE Trans., 1974, C-23, pp. 983-986
3. SVOBODA, S.: 'An algorithm for solving Boolean equations', IEEE Trans. Electron. Coniput., 1963, pp. 557-559
4. TRABADO, P., LLORIS-RUIZ, A., and ORTEGA-LOPRA, J.: 'Solution of switching equations based on a tabular alcebra', IEEE Trans., 1993, C-52, pp. 591-596
5. DAS, A.K.: 'Additive cellular automata : theory and application as a built-in self-test structure'. PhD thesis, HT, Kharacpur, India, 1990
6. DAS, A.K., and CHAUDHURI, P.P.: 'Efficient characterization of cellular automata', IEE Proc. E, 1990, 137, pp. 81-87
7. DAS, A.K., and CHAUDHURI, P.P.: 'Vector space theoretic analysis of additive cellular automata and its applications for pseudo-exhaustive test pattern generation', IEEE Trans., 1993, C-42, pp. 340-352
8. WOLFRAM, S.: 'Statistical mechanics of cellular automata', Rev. Mod. Phys., 1983, 55, pp. 601-644
9. HORTENSIUS, P.D., McLEOD, R.D., and CARD, H.C.: 'Cellular automata based signature analysis for built-in self-test', IEEE Trans., 1990, C-39, pp. 1273-1283
10. MARTIN, O., ODLYZKO, A.M., and WOLFRAM, S.: 'Algebraic properties of cellular automata', Commun. Math. Pliys 1984, 93, pp. 219-258
11. HORTENSIUS, P.D., McLEOD, R.D., and CARD, H.C.: 'Parallel pseudo-random number generation for VLSI systems using cellular automata', IEEE Trans., 1989, C-38, pp. 1466-1473
12. DAS, A.K., and CHAUDHURI, P.P.: 'An efficient on-chip deterministic test pattern generation scheme', Microprocess. tficroprogr., 1989, 26, pp. 195-204
13. NANDI, S., and CHAUDHURI, P.P.: 'Additive cellular automata as on-chip test pattern generator'. Presented at 2nd Asian test symposium, November 1993
14. NANDI, S., CHAUDHURI, P.P., ROY, S., and SHARMA, M.: 'Exhaustive two-patten generation with cellular automata'. Proceedings 1st Asian test symposium, November 1992, pp. 230-234
15. DAS, A.K., SAHA, D., CHOWDHURY, A.R., MISRA, S., and CHAUDHURI, P.P.: 'Signature analyzer based on additive cellular automata'. Proceedincs 20th Fault tolerant computing systems, UK, June 1990, pp. 265-272
16. SERRA, M., SLATER, T., MUZIO, J.C., and MILLER, D.M.: 'Analysis of one dimensional cellular automata and their aliasing probabilities', IEEE Trans., 1990, CAD-9, pp. 767-778
17. NANDI, S., VAMSI, B., CHAKRABORTY, S., ROY, S., and CHAUDHURI, P.P.: 'Delay fault test generation with cellular automata'. 6th International conference on VLSI design, January 1993, pp. 281-286
18. CHOWDHURY, D.R., GUPTA, I.S., and CHAUDHURI, P.P.: 'Cellular automata based byte error correcting code', IEEE Trans. CompiiL, 1995, 44, pp. 371-382
19. NANDI, S., KAR, B.K., and CHAUDHURI, P.P.: Theory and application of cellular automata in cryptography', IEEE Trans. Comput., 1994, 43, pp. 1346-1357
20. CHOWDHURY, D., CHAKRABORTY, S., VAMSI, B., and CHAUDHURI, P.: 'Cellular automata based synthesis of easily and fully testable FSMs'. Proceedings ICCAD '93, November 1993, pp. 650-653
21. CHATTOPADHYAY, S.: 'Some studies on theory and applications of additive cellular automata'. PhD thesis, HT, Kharagpur, India (submitted in April 1995)
22. CHATTOPADHYAY, S., ROY, S., and CHAUDHURI, P.P.: 'KGPMIN: An efficient multi-level multi-output AND-OR-XOR minimizer', IEEE Trans. Comput.-Aided Des. (to be published)
23. SARABI, A., and PERKOWSKI, M.: 'Fast exact and quasi-minimal minimization of highly testable fixed-polarity AND/XOR canonical networks'. Proceedings of 29th ACM/IEEE Design automation Conference, 1992, pp. 30-35