CA-Based Byte Error-Correcting Code

IEEE Transactions on Computers

Volumn 44, Issue 3, 1995, Pages 371-382

  Chowdhury, Dipanwita Roy ^a   Gupta, Indranil Sen ^b   Chaudhuri, Parimal Pal ^b  

^a NATIONAL INSTITUTE OF TECHNOLOGY   (India)

^b INDIAN INSTITUTE OF TECHNOLOGY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATA THEORY; COST EFFECTIVENESS; DECODING; DIGITAL COMPUTERS; DIGITAL STORAGE; ENCODING (SYMBOLS); ERROR CORRECTION; FAULT TOLERANT COMPUTER SYSTEMS; TECHNOLOGY; VLSI CIRCUITS;

CELLULAR AUTOMATA; ERROR CORRECTING CODES; SIGNATURE ANALYSIS;

CODES (SYMBOLS);

EID: 0029277315     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.372030     Document Type: Article

References (22)

1. A.K. Das and P.P. Chaudhuri, “Efficient characterization of cellular automata,” Proc. IEE (Part E), vol. 137, no. 1, pp. 81-87, Jan. 1990.
2. S. Wolfram, “Statistical mechanics of cellular automata,” Rev. Modern Physics, vol. 55, no. 3, July 1983.
3. A.K. Das, D. Saha, S. Misra, and P.P. Chaudhuri, “Signature analyzer based on additive cellular automata,” Proc. Conf. 20th Fault Tolerant Computing Systems, pp. 265-272, June 1990, U.K.
4. P.D. Hortensius, R.D. McLeod, and D.M. Miller, “Cellular automata based pseudo-random number generators for built-in self-test,” IEEE Trans. CAD, vol. 8, no. 8, pp. 842-859, Aug. 1989.
5. W. Pries, A. Thanailakis, and H.C. Card, “Group properties of cellular automata and VLSI applications,” IEEE Trans. Computers, vol. 35, no. 12, Dec. 1986.
6. M. Serra, T. Slater, J.C. Muzio, and D.M. Miller, “Analysis of one dimensional cellular automata and their aliasing probabilities,” IEEE Trans. CAD, vol. 9, no. 7, pp. 767-777, July 1990.
7. A.K. Das and P.P. Chaudhuri, “Pseudo-exhaustive test pattern generation using cellular automata,” IEEE Trans. Computers, vol. 42 no. 3 pp. 340-352, Mar. 1993.
8. D.R. Chowdhury, S. Basu, I.S. Gupta, and P.P. Chaudhuri, “Design of CAECC - Cellular automata based error-correcting code,” IEEE Trans. Computers, vol. 43, no. 6, pp. 759-764, June 1994.
9. D.R. Chowdhury and P.P. Chaudhuri, “Architecture for VLSI design of CA based byte error-correcting code decoders,” Proc. VLSI Design 94, pp. 283-286, Jan. 1994.
10. S. Kaneda and E. Fujiwara, “Single byte error-correcting-double byte error-detecting codes for memory systems,” IEEE Trans Computers, vol. C-31, pp. 596-602, July 1982.
11. I.S. Reed and G. Solomon, “Polynomial codes over certain finite fields,” J. Soc. Ind. Appl. Math. vol. 6, pp. 16-21, June 1960.
12. J.K. Wolf, “Adding two information symbols to certain nonbinary BCH codes and some applications,” Bell System Tech. J., pp. 2405-2424, Sept. 1969.
13. A.K. Bhat and L.L. Kinney, “A high-speed parallel encoder/decoder for b-adjacent error-checking codes,” Proc. Third USA-Japan Computer Conf., pp. 203-207, 1978.
14. H. Okano and H. Imai, “A construction method of high-speed decoders using ROM's for BCH and RS codes, IEEE Trans. Computers, vol. 36, no. 10, Oct., 1987.
15. K.Y. Liu, “Architecture design for VLSI design of RS decoders, IEEE Trans. Computers, vol. 33, Feb. 1984.
16. H.M. Shao, T.K. Truong, L.J. Deutsch, J.H. Yuen, and I.S. Reed, “A VLSI design of a pipeline Reed-Solomon decoder,” IEEE Trans. Computers, vol. 34, no. 5, pp. 393-403, May 1985.
17. T.R.N. Rao and E. Fujiwara, Error-control coding for computer systems, Englewood Cliffs: Prentice Hall, N.J., 1989.
18. D.K. Pradhan and S.K. Gupta, “A new framework for designing and analysing BIST techniques and zero aliasing compression,” IEEE Trans. Computers, vol. 40, pp. 743-763, June 1991.
19. C. Chen, “Byte-oriented error-correcting codes for semiconductor memory systems,” IEEE Trans Computer., vol. 35, pp. 646-648, July 1986.
20. C. Chen, “Error-correcting codes for byte-organized memory systems,” IEEE Trans. Information Theory, vol. 32, pp. 181-185, Mar. 1986.
21. S. Lin and D. Costello, Error Control Coding: Fundamentals and Applications, Englewood Cliffs: Prentice Hall, N.J., 1983.
22. W. Peterson and E. Weldon, Error Correcting Codes, MIT Press, 1972.