The super-multi-tanh technique for bipolar linear transconductance amplifiers

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E79-A, Issue 2, 1996, Pages 190-198

  Kimura, Katsuji ^a  

^a NEC CORPORATION   (Japan)

Author keywords

Bipolar; Linear transconductance element; OTA; The emitter area ratio unbalance technique; The multi tanh technique; The super multi tanh technique

Indexed keywords

BIPOLAR TRANSISTORS; INTEGRATED CIRCUIT LAYOUT; NUMERICAL ANALYSIS; TRANSCONDUCTANCE;

BIPOLAR LINEAR TRANSCONDUCTANCE AMPLIFIERS; EMITTER AREA RATIO UNBALANCE TECHNIQUE; SUPER MULTI TANH TECHNIQUE;

AMPLIFIERS (ELECTRONIC);

EID: 0030081901     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (17)

1. K. Kimura, "Some circuit design techniques for low-voltage analog functional elements using squaring circuits," IEEE Trans. Circuits and Systems- I, vol. 42, no. 10, Dec. 1995.
2. K. Kimura, "Low-voltage techniques for bias circuits," submitted to IEEE Trans. Circuits and Systems- I.
3. K. Kimura, "Circuit design techniques for very low-voltage analog functional blocks using triple-tail cells," IEEE Trans. Circuits and Systems- I, vol. 42, no. 11, pp. 873-885, Nov. 1995.
4. K. Kimura, "A very low-voltage bipolar multiplier core using a quadritail cell," IEICE Trans. Fundamentals., vol. E78-A, no. 5, pp. 560-565, May 1995.
5. K. Kimura, "An MOS four-quadrant analog multiplier based on the multitail technique using a quadritail cell as a multiplier core," IEEE Trans. Circuits and Systems- I, vol. 42, no. 8, pp. 448-454, Aug. 1995.
6. B. Gilbert, "A new wide-band amplifier technique," IEEE J. Solid-State Circuits, vol. SC-3, no. 4, pp. 353-365, Dec. 1968.
7. J.C. Schmook, "An input stage transconductance reduction technique for high-slew rate operational amplifiers," IEEE J. Solid-State Circuits, vol. SC-10, no. 6, pp. 407-411, Dec. 1975.
8. B.E. Andersen, "The "Multitanh" technique for linearizing the transconductance of emitter coupled pairs," Ph.D. dissertation, Washington State Univ., USA, 1978.
9. S.P. Gold, "A programmable continuous time filter design," Ph.D. dissertation, Boston Univ., USA, 1988.
10. H. Tanimoto, M. Koyama, and Y. Yoshida, "Realization of a 1-V active filter using a linearization technique employing plurality of emitter-coupled pairs," IEEE J. Solid-State Circuits, vol. 26, no. 7, pp. 937-945, July 1991.
11. J.O. Voorman, "Transconductance amplifier," US Patent 4,723,110, Feb. 2, 1988.
12. K. Kimura, "A uified analysis of adaptively biased emitter- and source-coupled pairs for linear transconductance elements," IEICE Trans. Fundamentals., vol. E78-A, no. 4, pp. 485-497, April 1995.
13. H.W. H. Calder, "Audio frequency gyrator filters for an integrated radio paging receiver," Proc. IEE Conf. 'Mobile Radio-Systems and Techniques,' 1984, Sept. 10-13, pp. 21-26.
14. K. Kimura, "Multiplier," Japan. Pat. 1,811, 987: Japanese Examined Patent Publication 5-18156B, March 11, 1993.
15. T. Yamaji, C. Takahashi, and H. Tanimoto, "Multiplying circuit with improved linearity and reduced leakage," US Patent 5,311,086, May 10, 1994.
16. p-p linear input range," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1246-1253, Dec. 1993.
17. NEC USER'S MANUAL, CHS FAMILY ANALOG MASTER Design Manual, Ver. 1.0, 1992.