-
1
-
-
0003417349
-
Analysis and Design of Analog Integrated Circuits
-
New York: Wiley
-
P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 1977.
-
(1977)
-
-
Gray, P.R.1
Meyer, R.G.2
-
2
-
-
84944375874
-
Dual output synchronous detector utilizing transistorized differential amplifiers
-
Mar. 15 U.S. Patent 3 241 078
-
H. E. Jones, “Dual output synchronous detector utilizing transistorized differential amplifiers,” U.S. Patent 3 241 078, Mar. 15, 1966.
-
(1966)
-
-
Jones, H.E.1
-
3
-
-
84944378572
-
Differential amplifier
-
May 20, U.S. Patent 3 445 780v
-
H. R. Beelitz, “Differential amplifier,” U.S. Patent 3 445 780, May 20, 1969.
-
(1969)
-
-
Beelitz, H.R.1
-
4
-
-
84938013831
-
A new wide band amplifier technique
-
Dec.
-
B. Gilbert, “A new wide band amplifier technique,” IEEE J. Solid-State Circuits, vol. SC-3, pp. 353–365, Dec. 1968.
-
(1968)
IEEE J. Solid-State Circuits
, vol.SC-3
, pp. 353-365
-
-
Gilbert, B.1
-
5
-
-
67649119451
-
A precise four-quadrant analog multiplier with subnanosecond response
-
Dec.
-
B. Gilbert, “A precise four-quadrant analog multiplier with subnanosecond response,” IEEE J. Solid-State Circuits, vol. SC-3, pp. 365–373, Dec. 1968.
-
(1968)
IEEE J. Solid-State Circuits
, vol.SC-3
, pp. 365-373
-
-
Gilbert, B.1
-
6
-
-
0001318679
-
Application of a monolithic analog multiplier
-
Dec.
-
A. Bilotti, “Application of a monolithic analog multiplier,” IEEE J. Solid-State Circuits, vol. SC-3, pp. 373–380, Dec. 1968
-
(1968)
IEEE J. Solid-State Circuits
, vol.SC-3
, pp. 373-380
-
-
Bilotti, A.1
-
7
-
-
0003169035
-
A high-performance monolithic IF amplifier incorporating electronic gain control
-
Dec.
-
W. R. Davis and J. E. Solomon, “A high-performance monolithic IF amplifier incorporating electronic gain control,” IEEE J. Solid-State Circuits, vol. SC-3, pp. 408–416, Dec. 1968.
-
(1968)
IEEE J. Solid-State Circuits
, vol.SC-3
, pp. 408-416
-
-
Davis, W.R.1
Solomon, J.E.2
-
8
-
-
84944378084
-
Some circuit design techniques for low-voltage analog functional elements using squaring circuits
-
to be published
-
K. Kimura, “Some circuit design techniques for low-voltage analog functional elements using squaring circuits,” IEEE Trans. Circuits Syst.—I, to be published.
-
IEEE Trans. Circuits Syst
-
-
Kimura, K.1
-
9
-
-
0027602152
-
A unified analysis of four-quadrant analog multipliers consisting of emitter and source-coupled transistors operable on low supply voltage
-
May
-
K. Kimura, “A unified analysis of four-quadrant analog multipliers consisting of emitter and source-coupled transistors operable on low supply voltage,” IEICE Trans. Electron., vol. E76-C, no. 5, pp. 714–737, May 1993.
-
(1993)
IEICE Trans. Electron.
, vol.E76-C
, Issue.5
, pp. 714-737
-
-
Kimura, K.1
-
10
-
-
84937744248
-
Novel multi-purpose LIC’s introduce new concepts into circuit design
-
July
-
D. Bingham, “Novel multi-purpose LIC’s introduce new concepts into circuit design,” IEEE Trans. Broadcast and Television Receivers, BTR-13, pp. 108–115, July 1967.
-
(1967)
IEEE Trans. Broadcast and Television Receivers
, vol.BTR-13
, pp. 108-115
-
-
Bingham, D.1
-
11
-
-
29844456969
-
Signal strength detector
-
Oct. 28, U.S. Patent 4 620 114
-
P. A. K. Moon, “Signal strength detector,” U.S. Patent 4 620 114, Oct. 28, 1986.
-
(1986)
-
-
Moon, P.A.K.1
-
12
-
-
84944378730
-
Differential amplifier
-
Sept. 16, U.S. Patent 4 612 513
-
E. Seevinck, “Differential amplifier,” U.S. Patent 4 612 513, Sept. 16, 1986.
-
(1986)
-
-
Seevinck, E.1
-
13
-
-
0011747455
-
Transconductance amplifier
-
Feb. 2, U.S. Patent 4 723 110
-
J. O. Voorman, “Transconductance amplifier,” U.S. Patent 4 723 110, Feb. 2, 1988.
-
(1988)
-
-
Voorman, J.O.1
-
16
-
-
0026186337
-
activefilter using a linearization technique employing plurality of emittercoupled pairs
-
July
-
H. Tanimoto, M. Koyama, and Y. a 1-V activefilter using a linearization technique employing plurality of emittercoupled pairs,” IEEE J. Solid-State Circuits, vol. 26, pp. 937–945, July 1991.
-
(1991)
IEEE J. Solid-State Circuits
, vol.26
, pp. 937-945
-
-
Tanimoto, H.1
Koyama, M.2
a 1-V, Y.3
-
17
-
-
0028495069
-
Frequency mixer with a frequency doubler for integrated circuits
-
Sept.
-
K. Kimura and H. Asazawa, “Frequency mixer with a frequency doubler for integrated circuits,” IEEE J. Solid-State Circuits, vol. 29, pp. 1133–1137, Sept. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 1133-1137
-
-
Kimura, K.1
Asazawa, H.2
-
18
-
-
0004112240
-
Integrated Comntinuous-Time Filters: Principles, Design, and Applications
-
New York: IEEE Press
-
Y. P. Tsividis and J. O. Voorman, Integrated Comntinuous-Time Filters: Principles, Design, and Applications. New York: IEEE Press, 1993.
-
(1993)
-
-
Tsividis, Y.P.1
Voorman, J.O.2
-
19
-
-
0021622264
-
Audio frequency gyrator filters for an integrated radio paging receiver
-
Sept.
-
D. W. H. Calder, “Audio frequency gyrator filters for an integrated radio paging receiver,” in Proc. IEEE Conf. Mobile Radio-Systems and Techniques, Sept. 10–13, 1984, pp. 21–26.
-
(1984)
Proc. IEEE Conf. Mobile Radio-Systems and Techniques
, pp. 10-13
-
-
Calder, D.W.H.1
-
20
-
-
0016655296
-
An input stage transconductance reduction technique for high-slew rate operational amplifiers
-
Dec.
-
J. C. Schmook, “An input stage transconductance reduction technique for high-slew rate operational amplifiers,” IEEE J. Solid-State Circuits, vol. SC-10, pp. 407–411, Dec. 1975.
-
(1975)
IEEE J. Solid-State Circuits
, vol.SC-10
, pp. 407-411
-
-
Schmook, J.C.1
-
21
-
-
84889182790
-
The “multitanh” technique for linearizing the transconductance of emitter coupled pairs
-
B. E. Andersen, “The “multitanh” technique for linearizing the transconductance of emitter coupled pairs,” Ph.D. dissertation, Washington State Univ., 1978.
-
(1978)
Ph.D. dissertation, Washington State Univ.
-
-
Andersen, B.E.1
-
22
-
-
0029292141
-
A unified analysis of linear bipolar and MOS transconductance elements using adaptively biased emitter- and source-coupled pairs
-
Apr.
-
K. Kimura, “A unified analysis of linear bipolar and MOS transconductance elements using adaptively biased emitter- and source-coupled pairs,” IEICE Trans. Fundamentals, vol. E78-A, no. 4, pp. 485–497, Apr. 1995.
-
(1995)
IEICE Trans. Fundamentals
, vol.E78-A
, Issue.4
, pp. 485-497
-
-
Kimura, K.1
-
26
-
-
0026221933
-
A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance
-
Sept.
-
Z. Wang, “A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance,” IEEE J. Solid-State Circuits, vol. 26, pp. 1293–1301, Sept. 1991.
-
(1991)
IEEE J. Solid-State Circuits
, vol.26
, pp. 1293-1301
-
-
Wang, Z.1
-
27
-
-
0029358869
-
An MOS four-quadrant analog multiplier based on the multitail technique using a quadritail cell as a multiplier core
-
Aug.
-
K. Kimura, “An MOS four-quadrant analog multiplier based on the multitail technique using a quadritail cell as a multiplier core,” IEEE Trans. Circuits Syst.—I, vol. 42, pp. 448-454, Aug. 1995.
-
(1995)
IEEE Trans. Circuits Syst.—I
, vol.42
, pp. 448-454
-
-
Kimura, K.1
-
28
-
-
0029308073
-
A bipolar very low-voltage multiplier core using a quadritail cell
-
May
-
K. Kimura, “A bipolar very low-voltage multiplier core using a quadritail cell,” IEICE Trans. Fundament., vol. E78-A, no. 5, pp. 560–565, May 1995.
-
(1995)
IEICE Trans. Fundament.
, vol.E78-A
, Issue.5
, pp. 560-565
-
-
Kimura, K.1
-
29
-
-
0028338159
-
A bipolar four-quadrant analog quarter-square multiplier consisting of unbalanced emitter coupled pairs and expansion of its input range
-
Jan.
-
“A bipolar four-quadrant analog quarter-square multiplier consisting of unbalanced emitter coupled pairs and expansion of its input range,” IEEE J. Solid-State Circuits, vol. 29, pp. 46–55, Jan. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 46-55
-
-
-
30
-
-
0028497471
-
A CMOS analog multi-sinusoidal phase-locked-loop
-
Sept.
-
M. Padmanabhan and K. Martin, “A CMOS analog multi-sinusoidal phase-locked-loop,” IEEE J. Solid-State Circuits, vol. 29, pp. 1046–1057, Sept. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 1046-1057
-
-
Padmanabhan, M.1
Martin, K.2
-
31
-
-
84944375418
-
Bipolar and CMOS four-quadrant analog multipliers using triple-tail cells
-
Apr.
-
K. Kimura, “Bipolar and CMOS four-quadrant analog multipliers using triple-tail cells,” in 1994 Nat. Conf. IEE Japan., Apr. 1994, no. 470, pp. 4-16–4-17 (in Japanese).
-
(1994)
1994 Nat. Conf. IEE Japan.
, Issue.470
, pp. 4-16-4-17
-
-
Kimura, K.1
-
33
-
-
84944374960
-
Phase inverter circuit
-
Mar. 6, U.S. Patent 4 435 656
-
Y. Tomuro, “Phase inverter circuit,” U.S. Patent 4 435 656, Mar. 6, 1984.
-
(1984)
-
-
Tomuro, Y.1
-
34
-
-
84941603944
-
Low-voltage techniques for high-frequency Si-bipolar circuits
-
Sept.
-
T. Tsukahara and M. Ishikawa, “Low-voltage techniques for high-frequency Si-bipolar circuits,” in MWE ’93 Microwave Workshop Dig., Sept. 1993, pp. 357-360,.
-
(1993)
MWE ’93 Microwave Workshop Dig.
, pp. 357-360
-
-
Tsukahara, T.1
Ishikawa, M.2
-
35
-
-
33749813894
-
Logarithmic Amplification
-
Boston, MA: Artech House
-
R. S. Hughes, Logarithmic Amplification. Boston, MA: Artech House, 1986.
-
(1986)
-
-
Hughes, R.S.1
-
36
-
-
84939333897
-
Some circuit design techniques for bipolar and MOS pseudologarithmic rectifiers operable on low supply voltage
-
Sept.
-
K. Kimura, “Some circuit design techniques for bipolar and MOS pseudologarithmic rectifiers operable on low supply voltage,” IEEE Trans. Circuits Syst.—I, vol. 39, pp. 771–777, Sept. 1992.
-
(1992)
IEEE Trans. Circuits Syst.—I
, vol.39
, pp. 771-777
-
-
Kimura, K.1
|