An MOS Four-Quadrant Analog Multiplier Based on the Multitail Technique Using a Quadritail Cell as a Multiplier Core

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 42, Issue 8, 1995, Pages 448-454

  Kimura, Katsuji ^a  

^a NEC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; ELECTRIC CURRENT CONTROL; FIELD EFFECT TRANSISTORS; GATES (TRANSISTOR); MIXER CIRCUITS; MOSFET DEVICES; NUMERICAL METHODS; RESISTORS; TRANSCONDUCTANCE; VOLTAGE CONTROL;

GILBERT MULTIPLIER CELL; MOS FOUR QUADRANT ANALOG MULTIPLIER; MULTIPLIER CORE; MULTITAIL TECHNIQUE; QUADRITAIL CELL;

MULTIPLYING CIRCUITS;

EID: 0029358869     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.404048     Document Type: Article

References (20)

1. K. Kimura, “A unified analysis of four-quadrant analog multipliers consisting of emitter and source-coupled transistors operable on low supply voltage,” IEICE Trans. Electron., vol. E76-C, no. 5, pp. 714–737, May 1993.
2. K. Saijyo, “Multiplier,” Japanese Patent Laid-Open 63-056 767A, Mar. 11, 1988 (in Japanese).
3. T. Tsukahara and M. Ishikawa, “Low voltage techniques for high frequency Si-bipolar circuits,” in IEICE MWE’93 Microwave Wkshp. Dig., Sept. 1993, pp. 357-360.
4. H. E. Jones, “Dual output synchronous detector utilizing transistorized differential amplifiers,” U.S. Patent 3 241 078, Mar. 15, 1966.
5. B. Gilbert, “A precise four-quadrant multiplier with subnanosecond response,” IEEE J. Solid-State Circuits, vol. SC-3, no. 4, pp. 365–373, Dec. 1968.
6. M. H. Cheng and C. Toumazou, “Linear composite MOSFET: Theory, design, and applications,” IEEE Trans. Circuits Syst.-I, vol. 49, pp. 297–306, May 1993.
7. J. P. Sage and A. M. Capon, “CCD analog-analog correlator with four FET bridge multipliers,” in Proc. 11th Int. Conf. (1979), Japanese J. Appl. Phys., vol. 19, Suppl. 19–1, pp. 265–268, 1980.
8. J. Mavor, “Analogue CCD correlator using monolithic MOST multipliers,” IEE Elect. Lett., vol. 13, pp. 373–374, 1977.
9. Z. Wang, “A four-transistor four-quadrant analog multiplier using MOS transistors operating in the saturation region,” IEEE Trans. Instrum. Meas., vol. 42, no. 1, pp. 75–77, Feb. 1993.
10. L. J. Seven, Jr., Field-Effect Transistors. New York: McGraw-Hill, 1965.
11. H. Song and C. Kim, “An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers,” IEEE J. Solid-State Circuits, vol. 25, no. 3, pp. 841–848, June 1990.
12. K. Kimura, “A bipolar four-quadrant analog quarter-square multiplier consisting of unbalanced emitter-coupled pairs and expansion of its input range,” IEEE J. Solid-State Circuits, vol. 29, pp. 46–55, Jan. 1994.
13. K. Bult “Analog CMOS square-law circuits,” Ph.D. dissertation, University of Twente, The Netherlands, 1988.
14. K. Kimura, “An MOS operational transconductance amplifier and an MOS four-quadrant analog multiplier using the quadritail cell,” IEICE Trans. Fundament., vol. E75-A, no. 12, pp. 1774–1776, Dec. 1992.
15. Z. Wang, “A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance,” IEEE J. Solid State Circuits, vol. 26, pp. 1293–1301, Sept. 1991.
16. K. Bult and H. Wallinga, “A CMOS four-quadrant analog multiplier,” IEEE J. Solid-State Circuits, vol. SC-21, no. 3, pp. 430–435, June 1986.
17. R. R. Torrance, T. R. Viswanathan, and J. V. Hanson, “CMOS voltage to current transducers,” IEEE Trans. Circuits Syst., vol. CAS-32, pp. 1097–1104, Nov. 1985.
18. Z. Wang and W. Guggenbuhl, “A voltage-controllable linear MOS transconductor using bias offset technology,” IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 315–317, Feb. 1990.
19. Z. Hong and H. Melchior, “Analogue four-quadrant CMOS multiplier with resistors,” IEE Elect. Lett., vol. 21, no. 12, June 6, 1985.
20. μPA503T, μPA572T, NEC semiconductor databook.