Multiple-Valued Logic—Its Status and Its Future

IEEE Transactions on Computers

Volumn C-33, Issue 12, 1984, Pages 1160-1179

  Hurst, Stanley L ^a  

^a UNIVERSITY OF BATH   (United Kingdom)

Author keywords

Boolean algebra; digital system design; logic arrays; logic circuits; multiple valued logic; orthogonal transformations Post algebra; structured design; universal modules

Indexed keywords

LOGIC CIRCUITS;

BOOLEAN ALGEBRA; DIGITAL SYSTEM DESIGN; LOGIC ARRAYS; POST ALGEBRA; STRUCTURED DESIGN;

COMPUTER METATHEORY;

EID: 0021609266     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.1984.1676392     Document Type: Article

References (212)

1. G. Abraham, “Multiple-valued negative resistance integrated circuits,” in Computer Science and Multiple-Valued Logic: Theory and Applications, D. C. Rine, Ed. Amsterdam, The Netherlands: North-Holland, 1977.
2. T. Aibara and M. Akagi, “Enumeration of threshold functions of three variables,” IEEE Trans. Comput., vol. C-21, pp. 402–407, 1972.
3. Y. M. Ajaboor and S. C. Lee, “Static hazard detection and elimination in multivalued combinational circuits,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1980, pp. 187–194.
4. S. B. Akers, “On a theory of Boolean functions,” J. Soc. Ind. Math., vol. 7, pp. 487–498, Dec. 1959.
5. S. B. Akers, “On the algebraic manipulation of majority logic,” IRE Trans. Electron. Comput., vol. EC-10, p. 779, Dec. 1961.
6. S. B. Akers “Synthesis of combinational logic using three-input majority gates,” in Proc. Symp. Switching Theory and Logical Design, 1962, pp. 149–157.
7. C. M. Allen and D. D. Givone, “A minimization technique for multiple-valued logic systems,”IEEE Trans. Comput., vol. C-17, pp. 182–184, 1968.
8. A.E. A. Almaini and M.E. Woodward,, “An approach to the control variable selection problem for universal logic modules,” Digital Processes, vol. 3, pp. 189–206, 1977.
9. J. van Amerongen, R. H. van Nanta Lemke, and J. C. T. van der Veen, “An autopilot for ships designed with fuzzy sets,” in Proc. 5th IFACIIFLP Int. Conf. Digital Comput. Applications to Process Contr., 1977.
10. D.J. Anderson and D.L. Deitmeyer, “A magnetic ternary device,” IEEE Trans. Electron. Comput., vol. EC-12, pp. 911–914, 1963.
11. D. B. Armstrong, “On finding a minimal set of fault detection tests for combinational logic nets,” IEEE Trans. Comput., vol. C-15, pp. 66–75, 1966.
12. J. F. Baldwin, “A fuzzy relational inference language for expert systems,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 416–421.
13. W. D. Ballew and S. C. Lee, “B(2) and P(m) dual radix logic and its implementation,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1981, pp. 290–298.
14. A. Beach and J. R. Armstrong, “Results of a chip layout study for MVL I2L,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1982, pp. 55–68.
15. R.G. Bennetts, Design of Testable Logic Circuits. London: Addison-Wesley, 1984.
16. J.D.E. Beynon and D. R. Lamb, Charge-Coupled Devices and Their Application. London: McGraw-Hill, 1980.
17. R.D. Berlin, “Synthesis of N-valued switching circuits,” IRE Trans. Electron. Comput., vol. EC-7, pp. 52–56, Mar. 1958.
18. H. H. Berger and S.K. Wiedmann, “Merged transistor logic (MTL) — A low cost bipolar logic concept,” IEEE J. Solid-State circuits, vol. SC-7, 340–346, Oct. 1972.
19. B. A. Bernstein, “Modular representation of finite algebras,” in Proc. 7th Int. Cong. Math. 1924, vol. 1, pp. 207–216, Univ. Toronto Press, 1928.
20. G. Boole, An Investigation of the Laws of Thought, 1849. New York: Dover, 1954 (reprint).
21. G. Boole,, The Mathematical Analysis of Logic. Oxford, England: Blackwell, 1948 (reprint).
22. N. P. Brusentzov etal., “The SETUN small automatic digital computer,” Vest. Moscow Univ., no. 4, pp. 3–12, 1962.
23. J.T. Butler, “On the number of locations required in the content-addressable-memory implementation of multiple-valued circuits,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 94–102.
24. J.T. Butler, “Diagnoses of intermittently faulty and permanently faulty processors in a multi-process system using 3-valued functions,” in Proc. IEEE Int. Symp. Multiple Valued 1982, 122–128.
25. S, H. Caldwell, Switching Circuits and Logical Design. New York: Wiley, 1958.
26. H.E. Chrestenson, “A closed set of generalized Walsh functions,” Pacific J. Math., vol. 5, pp. 17—31, 1955.
27. S. C. Crist, “A tristate logic family,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1978, pp. 1–6.
28. K. W. Current and D. A. Mow, “Four valued threshold logic full adder circuit implementation,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1978, pp. 95–100.
29. K. W. Current and D. A. Mow, “Implementing parallel counters with four-valued threshold logic,” IEEE Trans. Comput., vol. C-28, pp. 200–204, Mar. 1979.
30. K. W. Current and D. A. Mow,, “A multiple-valued logic approach to high data rate digital output correlation,” in Proc. ISCAS, 1979, pp. 794–795.
31. K.W. Current, “High density integrated computing circuitry with multiple-valued logic,” IEEE Trans. Comput., vol. C-29, pp. 191–195, Feb. 1980.
32. K.W. Current, “A high data-rate digital output correlator design,” IEEE Trans. Comput., vol. C-29, pp. 403–405, May 1980.
33. K.W. Current, L.B. Wheaton, T. M. Luich, and D.A. Mow, “Characteristics of integrated quaternary threshold logic full adders,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1980, pp. 24–30.
34. T. T. Dao, L.K. Russell, D.R. Preedy, and E.J. McCluskey, “Multilevel I2L threshold gates,” in Dig. IEEE Int. Solid-State Circuits Conf., Feb. 1977, pp. 110–111.
35. T. T. Dao, “Threshold I2L and its applications in binary symmetric functions and multivalued logic,” IEEE J. Solid-State Circuits, vol. SC-12, pp. 463–475, Oct. 1977.
36. T. T. Dao, “SEC-DEC non-binary code for fault-tolerant byte organized memory implemented with quaternary logic,” IEEE Trans. Comput., vol. C-30, pp. 662–666, 1981.
37. T. T. Dao, “A quaternary cellular array complex number multiplier,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 255–262.
38. T. T. Dao,,E. J. McCluskey, and L. K. Russell, “Multivalued integrated injection logic,” IEEE Trans. Comput., vol. C-29, pp. 1233–1241, 1977.
39. T. T. Dao, M. Davio, and C. Gossart, “Complex number arithmetic with odd valued logic,” IEEE Trans. Comput., vol. C-26, pp. 604–610, 1980.
40. T. T. Dao, “Recent multivalued circuits,” in Proc. IEEE COMPCON, Jan. 1981, San Francisco, CA, pp. 194–203.
41. M. Davio and J. P. Deschamps, “Synthesis of discrete functions using I2L technology,” IEEE Trans. Comput., vol. C-30, pp. 653–661, 1981.
42. A. Druzeta and A. S. Sedra, “Multithreshold circuits in the design of multistate storage elements,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1973, pp. 49–58.
43. A. Druzeta, Z.G. Vranesic, and A.S. Sedra, “Application of multithreshold elements in the realization of many-valued logic networks,” IEEE Trans. Comput., vol. C-23, pp. 1194–1198, Nov. 1974.
44. A. Druzeta and Z. G. Vranesic, “A higher radix technique for fault detection in many-valued multithreshold networks,” IEEE Trans. Comput., vol. C-27, pp. 1070–1073, Nov. 1978.
45. E. Ducasse, “Binary network hazard elimination by multiple-valued gates,” in Computer Science and Multiple-Valued Logic: Theory and Applications, D.C. Rine, Ed. Amsterdam, The Netherlands: North-Holland, 1977.
46. H. Dunderdale, “Current-mode circuits for the unary functions of a ternary variable,” IEE Electron. Lett., vol. 6, pp. 15–16, 1970.
47. W. A. Edson, “Frequency memory in multi-mode oscillators,” Stanford Univ., Stanford, CA, Tech. Rep., no. 16, July 1954.
48. C. R. Edwards, “I2L threshold circuits for binary-quaternary encoding and decoding,” Int. J. Electron., vol. 44, no. 4, pp. 445–448, 1978.
49. M. I. Elmasry, “Folded-collector integrated injection logic,” IEEE J. Solid-State Circuits, vol. SC-10, pp. 644–647, Oct. 1975.
50. G. Epstein, G. Frieder, and D C. Rine, “The development of multiple valued logic as related to computer science,” Computer, vol. 7, pp. 20–32, Sept. 1974.
51. D. Etiemble and M. Israel, “A new concept of ternary logic elements,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1974, pp. 437–548.
52. D. Etiemble and M. Israel, “Implementation of ternary circuits with binary integrated circuits,” IEEE Trans. Comput., vol. C-26, pp. 1222–1233, Dec. 1977
53. D. Etiemble, “TTL circuits for a 4-valued bus,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1978, pp. 7–13.
54. D. Etiemble, “Multivalued I2L circuits for TSC checkers,” IEEE Trans. Comput., vol. C-29, 537–540, June 1980.
55. D. Etiemble and M. Israel, “On the realization of multiple valued flip-flops,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1980, pp. 16–23.
56. D. Etiemble and M. Israel,, “TSC multivalued TTL circuits,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1980, pp. 31–35.
57. D. Etiemble, “Multivalued integrated circuits for signal transmission,” in Proc. COMPCON, San Francisco, CA, Jan. 1981, pp. 205–208.
58. K.Y. Fang and A.S. Wojcik, “Synthesis of multipled-valued logic functions based upon a modular design approach,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 397–403.
59. D.A. Freitas and K. W. Current, “A quaternary logic encoder-decoder circuit using CMOS,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 190–195.
60. N. Friedman, C.A.T. Salama, F. E. Holmes, and P. M. Thompson, “Realization of a multivalued integrated injection logic (MI2L) full adder,” IEEE J. Solid-State Circuits, vol. SC-12, pp. 532–534, Oct. 1977.
61. D.A. Gandolfo, J.R. Tower, J.I. Pridgen, and S.C. Munroe, “Analog-binary CCD correlator: A VLSI signal processor,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 518–525, Apr. 1979.
62. A. Haar, “Zur Theorie de orthogonalen Funktionensysteme,” Math. Ann., vol. 69, pp. 331–371, 1914.
63. V. C. Hamacher and Z. G. Vranesic, “Multivalued logic in arithmetic units,” in Computer Science and Multiple-Valued Logic: Theory and Applications, D.C. Rine, Ed. Amsterdam, The Netherlands: North-Holland, 1977.
64. W. H. Hanson, “Ternary threshold logic.” IEEE Trans. Electron. Comput., vol. EC-12, pp. 191–197, 1963.
65. K. Hart and A. Slob, “Integrated injection logic — A new approach to LSI,” IEEE J. Solid-State Circuits, vol. SC-7, pp. 346–351, Oct. 1972.
66. T. Higuchi and M. Kameyama, “Ternary logic system based on T-gate,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1975, pp. 290–304.
67. G. S. Hobson, Charge Transfer Devices. London: Arnold, 1978.
68. M. J. Howes and D. V. Morgan, Charge-Coupled Devices and Systems. New York: Wiley, 1979.
69. S.T. Hu, Threshold Logic. Berkeley, CA: Univ. California Press, 1965.
70. J. L. Huertas, J. I. Acha, and J. M. Carmona, “A note on the implementation of three-valued unary operators with CMOS integrated circuits,” Int. J. Electron., vol. 46, no. 2, pp. 205–208, 1979.
71. J. L. Huertas and J. M. Carmona, “Low power ternary CMOS circuits,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1979, pp. 170–174.
72. S.L. Hurst, The Logical Processing of Digital Signals. New York: Crane-Russak, 1979.
73. S.L. Hurst, “An engineering consideration of spectral transforms for ternary logic synthesis,” Comput. J., vol. 22, pp. 173–183, 1979.
74. S.L. Hurst, “The Haar transform in digital network design,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1981, pp. 10–18.
75. S.L. Hurst, “Fiberoptics, a multipled-valued interconnection means?” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1980, pp. 115–119.
76. R. Iskoff, “VHSIC and VLSI packaging update,” Semicond. Int., vol. 6, no. 7, pp. 52–57, 1983.
77. M. Israel and D. Etiemble, “Some new results for ternary circuits,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1979, pp. 167–169.
78. W. C. Kabat, “Automated design of combinational networks under specific constraints: A theorem proving approach,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 366–396.
79. W. C. Kabat and A. S. Wojcik, “Automated synthesis of combinational logic using theorem proving techniques,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1982, pp. 178–199.
80. W. C. Kabat and A. S. Wojcik,, “On the design of 4-valued systems,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1980, pp. 153–170.
81. M.G. Karpovsky, Finite Orthogonal Series in the Design of Digital Devices. New York: Wiley, 1976.
82. A. Kandell, “Evaluating procedures for a fuzzy logic,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1979, pp. 46–52.
83. A. Kandell and S. C. Lee, Fuzzy Switching and Automata: Theory and Applications. New York: Crane-Russak, 1979.
84. M. Kameyama and T. Higuchi, “Signed digit arithmetic circuits based upon multiple valued logic and its applications,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1981, pp. 41–53.
85. M. Kameyama and T. Higuchi, “A new digital image processor using multiple-valued logic,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1982, pp. 8–16.
86. M. Kameyama and T. Higuchi, “Design of radix 4 signed-digit arithmetic for digital filtering,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1980, pp. 272–277.
87. M. Kameyama and T. Higuchi, “Multiple-valued logic and special purpose processors,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1982, pp. 289–292.
88. M. Kameyama, K. Suzuki, and T. Higuchi, “Image processing algorithms for multiple-valued array processors,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 236–241.
89. A. Kaniel, “Trilogic, A three level logic system provides greater memory density,” EDN, pp. 80–83, 1973.
90. B.E. Kelley and F. G. Curl, “Problems in multiple-valued logic by ballistic missile defense,” presented at IEEE Int. Symp. Multiple Valued Logic, 1982.
91. H. G. Kerkhoff and H. Dijkstra, “The application of CCD’s in multiple-valued logic,” in Proc. 5th Int. Conf. Charge-Coupled Devices, Edinburgh, Scotland, Sept. 1979, pp. 304–309.
92. H. G. Kerkhoff and M. L. Tervoert, “The implementation of multiple-valued functions using charge-coupled devices,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1980, pp. 6–15.
93. H. G. Kerkhoff and M. L. Tervoert, “Multiple-valued logic charge-coupled devices,” IEEE Trans. Comput., vol. C-30, pp. 644–652, Sept. 1981.
94. H. G. Kerkhoff and H. A. J. Robroek, “The logic design of multivalued logic functions using CCD devices,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1982, pp. 35–44.
95. H. G. Kerkhoff, M. L. Tervoert, and H. A. C. Tilmans, “Design considerations and measurement of results of multiple-valued logic CCDs,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1981, pp. 205–211.
96. H. G. Kerkhoff, J. de Groot, and A. C. Brombacher, “Tolerance analysis and related measurements on MVL CCDs,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 152–161.
97. R. Keyes, “The evolution of digitalelectronics towards VLSI,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 193–201, Apr. 1979.
98. P. Klinkhachom and R. Swartwout, “Synthesis algorithms for minimal components in T-ULM networks,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 408–413.
99. H. T. Koanantakool, “Implementation of ternary identity cells using CMOS integrated circuits,” Electron. Lett., vol. 14, pp. 462–464, 1978.
100. K. L. Kodanapani and R. V. Setlur, “A cellular array for multivalued functions,” in Proc. IEEE Int. Sytnp. Multiple Valued Logic, 1974, pp. 529–544.
101. V. P. Komolov and A. S. Roshal, “Logic circuits with ternary para-metrons,” Radiofizika, vol. 1, pp. 177–182, 1965.
102. M.S. Kudson, “A nine-valued logic simulator for digital nMOS circuits,” in Proc. IEEE Symp. Multiple Valued Logic, 1982, pp. 293–297.
103. P. M. Larsen, “Industrial applications of fuzzy logic control,” Int. J. Man-Machine Stud., vol. 12, pp. 3–10, 1980.
104. R. J. Lechner, “Harmonic analysis of switching functions,” in Recent Developments in Switching Theory, A. Mukhopadhyay, Ed. New York: Academic, 1971.
105. C. Y. Lee and W. H. Chen, “Several-valued combinational switching circuit,” Trans. AIEE, vol. 75, pp. 278–283, July 1956.
106. C. Lee and T. Dao, “I2L logic and arithmetic technology,” in Proc. IEEE COMPCON, Spring 1977, pp. 334–337.
107. C.Y. Lee and K. Santakul, “A structured design of multiple-valued LSI/VLSI with built-in test capability,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 27–34.
108. M. E. Leibler and R. P. Rosser, “Multiple real-valued Walsh functions,” IEE Electron Lett., vol. 14, 1978.
109. A. Lempicki, “A new look at optical logic,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1974, pp. 207–208.
110. A. M. Lloyd, “Design of multiplexer universal-logic-module networks using spectral techniques,” Proc. IEE, vol. 127, part E, pp. 31–36, 1980.
111. A. M. Lloyd “A consideration of orthogonal matrices other than the Rademacher-Walsh types for the synthesis of digital networks,” Int. J. Electron., vol. 47, pp. 205–212, 1979.
112. H-Y Lo, D-L Tseng, and Y. Aoki, “A new design for multiplication of signed binary and quaternary digital number systems,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1982, pp. 99–106.
113. N.M. Martin, “The Sheffer functions of 3-valued logic,” J. Symbol. Logic, vol. 19, pp. 49–51, Mar. 1954.
114. L. Mattera, “Integrated optical device does logic and more,” Electron. Design, vol. 20, pp. 36–38, Sept. 1978.
115. J. Mavor, M. A. Jack, and P. B. Denyer, Introduction to MOS LSI Design. London: Addison-Wesley, 1983.
116. M. M. McCabe et al., “New algorithms and architectures for VLSI,” GEC J. Sci. Technol., vol. 48, no. 2, pp. 68–75, 1982.
117. E. J. McCluskey, “Logic design of multivalued I2L logic circuits,” IEEE Trans. Comput., vol. C-28, pp. 546–559, Aug. 1979.
118. E. J. McCluskey, “Logic design of MOS ternary logic,” in Proc. 10th Int. Symp. Multiple-Valued Logic, June 1980, pp. 1–5.
119. E. J. McCluskey, “A discussion of multiple-valued logic circuits,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1982, pp. 200–205.
120. R. D. Merrill, “Some properties of ternary threshold logic,” IEEE Trans. Electron. Comput., vol. EC-13, pp. 632–635, 1964.
121. D. M. Miller, “Spectral signature testing for multiple valued combinational networks,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1982, pp. 152–158.
122. D. M. Miller, “Spectral symmetry tests,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1981, pp. 130–134.
123. D. M. Miller and J. C. Muzio, “A ternary cellular array,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1974, pp. 462–482.
124. C. Moraga, “A monograph on ternary threshold logic,” in Computer Science and Multiple-Valued Logic: Theory and Applications, D. C. Rine, Ed. Amsterdam, The Netherlands: North-Holland, 1977.
125. C. Moraga, “Complex spectral logic,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1978, pp. 149–157.
126. C. Moraga, “Systolic arrays and MVL,” Abteilung Informatik, Univ. Dortmund, Dortmund, Germany, Tech. Rep., 1984.
127. H. Morkoc, “The HMET: A superfast transistor,” IEEE Spectrum, vol. 71, pp. 28–35, Feb. 1984.
128. H. T. Mouftah and I. B. Jordan, “Integrated circuits for ternary logic,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1974, pp. 285–302.
129. H. T. Mouftah and I. B. Jordan, “Implementation of three-valued logic with COS/MOS integrated circuits,” Electron Lett., vol. 10, 441–442, 1974.
130. H. T. Mouftah and I. B. Jordan “Design of ternary COS/MOS memory and sequential circuits,” IEEE Trans. Comput., vol. C-26, pp. 281–288, 1977.
131. H. Mine, Y. Yamamoto, and S. Fujita, “Generation of ternary majority functions of four or less variables,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 84–93.
132. D. A. Mow and K. W. Current, “A clocked quaternary threshold quadra-stable memory element and its application in digital signal processing,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1979, pp. 268–273.
133. E. Muhldorf, “Schaltungen fur temare Schaltvariable,” Arch. Elekt. Ubertrag., vol. 12, pp. 176–182, Apr. 1958.
134. A. Mukhopadhyay, “Complete set of logic primitives,” in Recent Developments in Switching Theory, A. Mukhopdhyay, Ed. New York: Academic, 1971.
135. G. Muroga, “Functional forms of majority functions and a necessary and sufficient condition for their realizability,” IEEE Trans. Commun. Electron., vol. 83, pp. 474–484, Sept. 1964.
136. S. Muroga, Threshold Logic and its Applications. New York: Wiley, 1971.
137. S. Muroga, VLSI System Design. New York: Wiley, 1982.
138. J.C. Muzio, D. M. Miller, and S.L. Hurst, Spectral Techniques in Digital Logic. New York: Academic, 1985.
139. J. C. Muzio and S. L. Hurst, “The computation of complete and reduced sets of orthogonal spectral coefficients for logic design and pattern recognition purposes,” Comput. Elec. Eng., vol. 5, pp. 231–249, 1978.
140. R. Nave and J. F. Palmer, “A numeric processor,” in Dig. ISSCC, Feb. 1980, pp. 108–109.
141. J. Nazarale and C. Moraga, “Minimum realization of ternary threshold functions,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1974, pp. 347–358.
142. J. K. Newton, “An implementation of the Stephanelli multivalued parallel divider array,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1976, pp. 61–67.
143. C. Papachristou, “Content addressable memory requirements for multiple valued logic,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1981, pp. 42–72.
144. P. D. Picton, “Realisation of multithreshold threshold-logic devices using charge-coupled devices,” Proc. IEE, vol. 129, part E, pp. 107–110, 1982.
145. G. Pomper and J. R. Armstrong, “Representation of multivalued functions using the direct cover method,” IEEE Trans. Comput., vol. C-30, pp. 674–679, 1981.
146. J. G. Posa, “Four state cell doubles ROM bit capacity,” Electron., p. 39, Oct. 9, 1980.
147. E.L. Post, “Introduction to a general theory of elementary propositions,” Amer. J. Math., vol. 43, pp. 163–185, 1921.
148. D. K. Pradhan, “A multivalued switching algebra based on finite fields,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1974, pp. 95–111.
149. R. W. Priester, “Signal processing with systolic arrays,” in Proc. IEEE Int. Conf. Parallel Processing, Silver Spring, MD, pp. 207–215.
150. A. Pugh, “Application of binary devices and Boolean algebra to the realisation of 3-valued circuits,” Proc. IEE, vol. 114, pp. 335–338, 1967.
151. J.H. Pugsley and C.B. Silio, “Some I2L circuits for multiple-valued logic,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1978, pp. 23–31.
152. E. G. Rawson and A. B. Nafarrati, “Star couplers using fused bionically tapering multi-mode fibres,” IEE Electron. Lett., vol. 14, pp. 274–275, 1978.
153. Computer Science and Multiple-Valued Logic: Theory and Applications, D. C. Rine, Ed. Amsterdam, The Netherlands: North-Holland, 1977 (see also 2nd ed.).
154. D.C. Rine, “An introduction to multiple-valued logic,” in Computer Science and Multiple-Valued Logic: Theory and Applications, D.C. Rine, Ed. Amsterdam, The Netherlands: North-Holland, 1977.
155. D.C. Rine, “Multiple-valued logic and computer science in the 20th century,” IEEE Computer, vol. 7, pp. 18–19, Sept. 1975.
156. C.W. Ross, “Reducing system interconnections with multivalued logic,” Electron., pp. 122–124, Sept. 15, 1977.
157. R. F. Rutz, “Two collector transistor for binary full-addition,” IBM J. Res. Bevel., vol. 1, pp. 212–222, 1957.
158. J. Santos, H. Arango, and M. Pascual, “A ternary storage element using conventional ferrite cores,” IEEE Trans. Electron. Comput., vol. EC-14, pp. 248–252, 1965.
159. T. Sasao, “Multiple-valued decomposition of generalized Boolean functions and the complexity of programmable logic arrays,” IEEE Trans. Comput., vol. C-30, pp. 635–642, 1981.
160. R. V. Schmitt and L. L. Buhl, “Experimental 4x4 optical switching network,” IEE Electron. Lett., vol. 12, pp. 575–577, 1976.
161. C. E. Shannon, “The synthesis of two-terminal switching circuits,” Bell Syst. Tech. J., vol. 28, pp. 59–98, 1949.
162. C. E. Shannon, “Symbolic analysis of relay and switching circuits,” Trans. ALEE, vol. 57, pp. 713–723, 1938.
163. H. M. Sheffer, “A set of five independent postulates for Boolean algebra with application to logical constants,” Trans. Amer. Math. Soc., vol. 14, pp. 481–488, 1913.
164. C. L. Sheng, Threshold Logic. New York: Academic, 1969.
165. C. B. Silio, J. H. Pugsley, and B. A. Jeng, “Control memory reduction using multivalued ROM’s,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1979, pp. 19–26.
166. A. D. Singh and J. R. Armstrong, “A simultaneous, radix four, I2L multiplier mechanized via repeated addition,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1978, pp. 114–121.
167. A. D. Singh, J.R. Armstrong, and F. G. Gray, “Combinational and sequential multiple valued logic design using universal iterative tree structures,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1979, pp. 182–189.
168. J. A. Slupeki, “A criterion of fullness of many valued systems of propositional logics,” C.R. Seanc. Soc. Sci. Lett., vol. 32, pp. 102–109, 1939.
169. J. E. Smith and J. Dussault, “Fault secure multiple valued logic Networks,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1978, pp. 287–297.
170. K. C. Smith, “Circuits for multiple-valued logic — A tutorial and appreciation,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1976, pp. 30–43.
171. K. C. Smith, “The prospects for multivalued logic: A technology and applications view,” IEEE Trans. Comput., vol. C-30, pp. 619–632, 1981.
172. M. Stark, “Two bits per cell ROM,” in Proc. IEEE COMPCON, 1981, San Francisco, CA, Jan. 1981, pp. 209–216.
173. W. R. Smith, “Minimization of multivalued functions,” in Computer Science and Multiple-Valued Logic: Theory and Applications, D.C. Rine, Ed. Amsterdam, The Netherlands: North-Holland, 1977.
174. S. Su and P. I. Cheung, “Computer simplification of multi valued switching functions,” in Computer Science and Multiple-Valued Logic: Theory and Applications, D.C. Rine, Ed. Amsterdam, The Netherlands: North-Holland, 1977.
175. VLSI Technology, S.M. Sze, Ed. New York: McGraw-Hill, 1983.
176. T. F. Tabloski and J. F. Mowle, “A numerical expansion technique and its application to minimal multiplexer circuits,” IEEE Trans. Comput., vol. C-25, pp. 684–702, 1976.
177. D. Tamari, “Some mutual applications of logic and mathematics,” in Proc. 2nd Int. Colloq. Math. Logic, Aug. 1952, pp. 89–90.
178. K. Tamiguchi, T. Inoue, and F. Euno, “Realization and analysis of mask-programmable I2L multivalued circuits,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 196–200.
179. L. M. Terman et al., “CCD memory using multilevel storage,” in Dig. 1981 IEEE Int. Solid-State Circuits Conf., New York, NY, Feb. 1981, pp. 154–155.
180. V. H. Tokmen, “Disjoint decomposition of multiple valued functions by spectral means,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1980, pp. 88–93.
181. V. H. Tokmen, “The evaluation of the spectrum of multilevel logic networks,” Comput. Elec. Eng., vol. 6, pp. 233–237, 1979.
182. V. H. Tokmen and S.L. Hurst, “A consideration of universal logic modules for ternary synthesis, based upon Reed-Muller coefficients,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1979, pp. 248–256.
183. N. Tomabechi, M. Kameyama, and T. Higuchi, “Pulse-train residue arithmetic using multiple-valued charge-coupled devices and its application to digital filters,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 146–151.
184. S. Trimberger, “Automating chip layout,” IEEE Spectrum, pp. 38–45, June 1982.
185. J.G. Tront and D.D. Givone, “Multiple-valued logic gates using MESFETS,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1979, pp. 175–181.
186. J.G. Tront and A. V. Tahkar, “An analysis of FET based multiple-valued logic circuits,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1982, pp. 69–76.
187. L. C. Upadhyayula, “GaAs MESFET comparators for giga bitrate analog to digital converters,” RCA Rev., vol. 41, June 1980.
188. Z. G. Vranesic, E. S. Lee, and K. C. Smith, “A many-valued algebra for switching systems,” IEEE Trans. Comput., vol. C-19, pp. 964–971, 1970.
189. Z. G. Vranesic and V. C. Hamacher, “Ternary logic in parallel multipliers,” Comput. J., vol. 15, pp. 254–258, 1972.
190. Z. G. Vranesic, K.C. Smith, and A. Druzeta, “Electronic implementation of multivalued logic networks,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1974, pp. 59–77.
191. Z.G. Vranesic and K.C. Smith, “Engineering aspects of multivalued logic systems,” Computer, vol. 7, pp. 34–41, Sept. 1974.
192. Z. G. Vranesic, “multivalued circuits in fault detection of binary logic circuits,” Microelectron. Rel., vol. 15, pp. 25–33, 1976.
193. Z. G. Vranesic and K. C. Smith, “Electronic circuits for multivalued digital systems,” in Computer Science and Multiple-Valued Logic: Theory and Applications, D. C. Rine, Ed. Amsterdam, The Netherlands: North-Holland, 1977.
194. Z. G. Vranesic, “Multivalued signalling in daisy chain bus control,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1979, pp. 14–18.
195. Z. G. Vranesic, “Applications and scope of multiple-valued LSI technology,” in Proc. IEEE COMPCON, 1981, San Francisco, CA, pp. 213–216.
196. D. L. Webb, “Generation of any N-valued logic by one binary operator,” in Proc. Nat. Acad. Sci., vol. 21, pp. 252–254, 1935.
197. L. B. Wheaton and K. W. Current, “A complementary input quaternary threshold-logic full adder,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1982, pp. 17–20.
198. K. Wilson, J. S. Lamming, and D. K. Wickenden, “Gallium arsenide for MMIC’s,” GEC J. Sci. Technol., vol. 48, pp. 127–130, 1982.
199. A.S. Wojcik and K.Y. Fang, “On the design of three valued asynchronous modules,” IEEE Trans. Comput., vol. C-29, pp. 889–898, 1980.
200. T. C. Yang and A. S. Wojcik, “A study of reduced dependence in multiple valued sequential machines,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 12–20.
201. S. S. Yau and C. K. Tang, “Universal logic modules and their application,” IEEE Trans. Comput., vol. C-19, pp. 141–149, 1970.
202. M. Yamada, K. Fujishima, K. Nagawawa, and Y. Gamou, “A new multilevel storage structure for high density CCD memory,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 688–693, 1978.
203. M. Yoeli and G. Rosenfield, “Logical design of switching circuits,” IEEE Trans. Electron. Comput., vol. EC-14, pp. 19–29, Feb. 1965.
204. L. A. Zadeh, “Fuzzy sets,” Inform. Contr., vol. 8, pp. 338–353, 1965.
205. S. G. Zaky and Z. G. Vranesic, “Ternary transmission in local area networks,” in Proc. IEEE Int. Symp. Multiple Valued Logic, 1983, pp. 242–248.
206. T. A. Zimmerman, R.A. Allen, and R.W. Jacobs, “Digital charge-coupled-logic (DCCL),” IEEE J. Solid-State Circuits, vol. SC-12, pp. 473–485, 1977.
207. Proc. 9th IEEE Int. Symp. Multiple Valued Logic, Bath, UK, May 1979, IEEE Pub. 79-CH 1408-4C.
208. Proc. 10th IEEE Int. Symp. Multiple Valued Logic, Evanston, IL, May 1980, IEEE Pub. 80-CH 1577-6.
209. Proc. Ilth IEEE Int. Symp. Multiple Valued Logic, Oklahoma, OK, May 1981, IEEE Pub. 81-CH 1611-3.
210. Proc. 12th IEEE Int. Symp. Multiple Valued Logic, Paris, France, May 1982, IEEE Pub. 82-CH 1757–4.
211. Proc. 13th IEEE Int. Symp. Multiple Valued Logic, Kyoto, Japan, May 1983, IEEE Pub. 83-CH 1855–3.
212. Proc. 14th IEEE Int. Symp. Multiple Valued Logic, Winnipeg, Man., Canada, May 1984, IEEE Pub. 84-CH2052-9.