Low-power area-efficient design of embedded high-speed A/D converters

IEICE Transactions on Electronics

Volumn E83-C, Issue 11, 2000, Pages 1724-1732

  Miyazaki, Daisuke ^a   Kawahito, Shoji ^a  

^a SHIZUOKA UNIVERSITY   (Japan)

Author keywords

Analog design method; High speed A D converter; Low power design

Indexed keywords

EID: 0013396689     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (17)

1. R. Harjani, R.A. Rutenbar, and L.R. Carley, "OASYS-A framework for analog circuit synthesis," IEEE Trans. Comput.-Aided Des. Integrated, vol.8, no.12, pp.1247-1266, Dec. 1989.
2. H.Y. Koh, C.S. Sequin, and P.R. Gray, "OPASYN: A compiler for CMOS operational amplifiers," IEEE Trans. Comput.-Aided Des. Integrated, vol.9, no.2, pp.113-125, Feb. 1990.
3. G. Gielen, K. Swings, and W. Sansen, "An intelligent design system for analogue integrated circuits," Proc. European Design Automation Conf., pp.169-173, 1990.
4. T. Morie, H. Onodera, and K. Tamaru, "A system for analog circuit design that stores and re-uses design procedures," Proc. Custom Integrated Circuits Conference, vol.13.4, 1993.
5. S. Funaba, A. Kitagawa, T. Tsukada, and G. Yokomizo, "A first and accurate method of redesigning analog subcircuits for technology scaling," Proc. Asia and South Pacific Design Automation Conf., pp.489-494, 1998.
6. C.S.G. Conriy, D.W. Cline, and P.R. Gray, "An 8 bit 85-MS/s parallel pipeline A/D converter in 1 μm CMOS," IEEE J. Solid-State Circuits, vol.28, no.4, pp.447-454, April 1993.
7. S.H. Lewis, H.S. Fetterman, G.F. Gross. Jr., R. Ramachandran, and T.R. Viswanathan, "A 10-b 20-Msamples/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol.27, pp.351-358, March 1992.
8. T.B. Cho and P.R. Gray, "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol.30, no.3, pp.166-172, March 1995.
9. W.-C. Song, H.-W. Choi., S.-U. Kwak, and B.-S. Song, "A 10-b 20-Msample/s low-power CMOS ADC," IEEE J. Solid-State Circuits, vol.30, no.5, pp.514-521, May 1995.
10. A.N. Karanicolas, H.S. Lee, and K.L. Bacrania, "A 15 b 1-Msamples/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol.28, no.12, pp.1207-1215, Dec. 1993.
11. H.-S. Lee, "A 12-b ks/s digitally self-calibrated pipelined algorithmic ADC," IEEE J. Solid-State Circuits, vol.29, no.4, pp.509-515, April 1994.
12. D. Miyazaki, S. Kawahito, and Y. Tadokoro, "Low-power area efficient pipelined A/D converter design using single-ended amplifier," IEICE Trans. Fundamentals, vol.E82-A, no.2, pp.293-300, Feb. 1999.
13. E. Bruum and P. Shah, "Dynamic range of low-voltage cascode current mirror," Proc. IEEE Int. Symp. Circuits and Systems, pp.1328-1331, 1995.
14. D.W. Cline and P.R. Gray, "A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 μm CMOS," IEEE J. Solid-State Circuits, vol.31, no.3, pp.294-303, March 1996.
15. M. Yotsuyanagi, H. Hasegawa, M. Yamaguchi, M. Ishida, and K. Sone, "A 2V, 10 b, 20 Msample/s, mixed-mode sub ranging CMOS A/D converter," IEEE J. Solid-State Circuits, vol.30, no.12, pp.1553-1537, Dec. 1995.
16. K. Nakamura, M. Hotta, L.R. Carley, and D.J. Allstot, "An 85mW, 10 b, 40 Msamples/s CMOS parallel-pipelined ADC," IEEE J. Solid-State Circuits, vol.30, no.3, pp.173-183, March 1995.
17. K.Y. Kim, N. Kusanagi, and A.A. Abidi, "A 10-b 100-MS/s CMOS A/D converter," IEEE J. Solid-State Circuits, vol.32, no.3, pp.302-311, March 1997.