On applying the set covering model to reseeding

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2001, Pages 156-160

  Chiusano, Silvia ^a   Di Carlo, Stefano ^a   Prinetto, Paolo ^a   Wunderlich, Hans Joachim ^b  

^a POLITECNICO DI TORINO   (Italy)

^b UNIVERSITY OF STUTTGART   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DETERMINISTIC TEST PATTERN; FUNCTIONAL MODULES; OPTIMAL RESEEDING; SET COVERING PROBLEM; SET-COVERING MODEL; SYSTEM FUNCTIONALITY; TEST SET ENCODING; TESTING TECHNIQUE;

EXHIBITIONS;

BUILT-IN SELF TEST;

EID: 0009022223     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2001.915017     Document Type: Conference Paper

References (18)

1. J. Rajski, J. Tyszer, Arithmetic Built-in Self-Test for Embedded Systems, Prentice Hall PTR, Upper Saddle River, NJ, USA, 1998
2. S. Gupta, J. Rajski, J. Tyszer, Arithmetic Adaptive Generators of Pseudo-Exhaustive Test Patterns, IEEE Trans. on Computers, 8(45):939-949, August, 1996
3. S. Hellebrand, S. Tarnick, J. Rajski, B. Courtois, Generation of Vector Patterns Through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers, IEEE ITC, 1992, pp. 120-129
4. S. Hellebrand, B. Reeb, S. Tarnick, H.-J. Wunderlich, Pattern Generation for a Deterministic BIST Scheme, IEEE ICCAD, 1995, pp. 88-94
5. A. P. Stroele, F. Mayer, Methods to reduce Test Application Time for Accumulator-Based Self-Test, IEEE VTS, 1997, pp. 48-53
6. R. Dorsch, H.-J. Wunderlich, Accumulator Based Deterministic BIST, IEEE ITC, 1998
7. S. Cataldo, S. Chiusano, P. Prinetto, H-J. Wunderlich, Optimal Hardware Pattern Generation for Functional BIST, IEEE DATE, 2000, pp. 292-297
8. S. Chiusano, P. Prinetto, H-J. Wunderlich, Non Intrusive BIST for System-on-a-Chip, IEEE ITC, 2000
9. F. Brglez and H. Fujiwara, A Neutral Netlisl of 10 Combinatorial Benchmark Circuits, IEEE Int. Symp. on Circuits and Systems. 1985
10. F. Brglez, D. Bryan, K. Kozminski, Combinatorial Profiles of Sequential Benchmark Circuits, IEEE Int. Symp. on Circuits and Systems, 1989
11. M. Karnaugh, The Map Method for Synthesis of Combinational Logic Circuits, Transaction IEEE, vol. 72, pp 593-599, 1953
12. R. K. Brayton, G. D. Hachtel, C. T. McMullen, A. L. Sangiovanni- Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Acad. Pub., 1984
13. G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994
14. T. Agrawala, Microprogram Optimization: A Survey, IEEE Trans. Comp., pp. 962-973, October 1976
15. I. Pomeranz, L. N. Reddy, S. M. Reddy, COMPACTEST: A Method to Generate Compact Test Sets for Combinational Circuits, IEEE Trans, on CAD, pp. 1040-1049, July 1993
16. LINGO 5.0 User Manual, UNDO System INC, 1999
17. E. L. Jr. McCluskey, Minimization of Boolean Functions, Bell. Sys. Tech. Jour., vol. 35, pp. 1417-1444, April 1959
18. http://www.synopsys.com