Automated synthesis of current-memory cells

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 19, Issue 4, 2000, Pages 413-424

  O'Connor, Lan ^a   Kaiser, Andreas ^a  

^a Institut Superieur de l'Electronique et du Numerique   (France)

Author keywords

Cad, design automation, knowledge base, optimization, mixed signal, switched current

Indexed keywords

EID: 0008195128     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.838991     Document Type: Article

References (20)

1. C. Toumazou and C. A. Makris, "Analog 1C design automation," IEEE Trans. Computer-Aided Design, vol. 14, pp. 218-254, Feb. 1995.
2. G. Gielen and W. Sansen, Symbolic Analysis for Automated Design of Analog Integrated Circuits. Norwell, MA: Kluwer Academic, 1991.
3. E. S. Ochotta, R. A. Rutenbar, and L. R. Carley, "Synthesis of high-performance analog circuits in ASTRX/OBLX," IEEE Trans. ComputerAided Design, vol. 15, pp. 273-294, Mar. 1996.
4. J. B. Hughes et al., "Automated design of switched-current filters," IEEEJ. Solid-State Circuits, vol. 31, pp. 898-907, July 1996.
5. N. Moeneclaey and A. Kaiser, "Design techniques for high resolution current-mode sigma-delta modulators," IEEE J. Solid-State Circuits, vol. 32, pp. 953-958, July 1997.
6. P. van Gog, B. Kup, and R. van Osch, "A two-channel 16/18b audio AD/DA including filter function with 60/40 mW power consumption at 2.7V," in ISSCC'95 Dig. Tech. Papers, Feb. 1995, pp. 208-209.
7. T. S. Fiez and D. J. Allstot, "CMOS switched-current ladder filters," IEEEJ. Solid-State Circuits, vol. 25, no. 6, pp. 1360-1367, Dec. 1990.
8. J. B. Hughes and K. W. Moulding, "An 8-MHz, 80-Ms/s switched-current filter," in Proc. IEEE Int. Solid-State Circuits Conf., 1994, pp. 60-61.
9. B. Stefanelli, I. O'Connor, L. Quiquerez, A. Kaiser, and D. Billet, "An analog beam-forming circuit using switched-current delay lines," in Proc. ESSCIRC'98, Sept. 1998, pp. 300-303.
10. G. Gielen, H. Walscharts, and W. Sansen, "ISAAC: A symbolic simulator for analog integrated circuits," IEEE J. Solid-State Circuits, vol. 24, pp. 1587-1597, Dec. 1989.
11. R. Velghe, D. Klaassen, and F. Klaassen, "MOS model 9," Philips Research Laboratories Eindhoven, Unclassified Rep. NL-UR 003/94, 1995.
12. BSIM3v3 Manual, Dept. Elect. Eng. Comput. Sci., Univ. California, Berkeley, 1996.
13. S. Daubert, D. Vallancourt, and Y. Tsividis, "Current copier cells, "Electron. Lett., vol. 24, no. 25, pp. 1560-1562, Dec. 1988.
14. P. N'Goran and A. Kaiser, "A building block approach to the design and simulation of complex current-memory circuits," in Analog Integrated Circuits and Signal Processing. Norwell, MA: Kluwer, 1995, pp. 189-199.
15. C. Toumazou, J. B. Hughes, and D. M. Pattullo, "Regulated cascode switched-current memory cell," Electron. Lett., vol. 26, no. 5, pp. 303-305, Mar. 1990.
16. J. B. Hughes and K. W. Moulding, "S2I: A switched-current technique for high performance," Electron. Lett., vol. 29, no. 16, pp. 1400-1401, Aug. 1993.
17. N. Moeneclaey and A. Kaiser, "Accurate modeling of the nonlinear settling behavior of current-memory circuits," in Proc. ISCAS'94, vol. 1, June 1994, pp. 339-342.
18. G. Wegmann, E. Vittoz, and F. Rahali, "Charge injection in analog MOS switches," IEEE J. Solid-State Circuits, vol. SSC-22, pp. 1091-1097, Dec. 1987.
19. P. J. Crawley and G. W. Roberts, "Predicting harmonic distortion in switched-current memory circuits," IEEE Trans. Circuits Syst. II, vol. 41, pp. 73-86, Feb. 1994.
20. R. E. Massara, Optimization Methods in Electronic Circuit Design. London, U.K.: Longman Scientific and Technical, 1991.